Alternatives and similar repositories for veri-titan:

Users that are interested in veri-titan are comparing it to the libraries listed below

• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆125Updated 2 years ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆111Updated 2 months ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last week
• anishathalye / knox
  A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
  ☆33Updated 2 months ago
• Ko- / riscvcrypto
  Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture
  ☆31Updated 4 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆147Updated 5 months ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆67Updated last week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated last week
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• cacheaudit / cacheaudit
  A Tool for the Static Analysis of Cache Side Channels
  ☆39Updated 8 years ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆163Updated last year
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆95Updated this week
• SSProve / ssprove
  A foundational framework for modular cryptographic proofs in Coq
  ☆64Updated this week
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆151Updated 6 months ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆78Updated last month
• pwnall / sanctum
  Minimal RISC Extensions for Isolated Execution
  ☆52Updated 5 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆25Updated 4 months ago
• rems-project / rmem
  rmem public repo
  ☆41Updated 2 weeks ago
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆16Updated 5 months ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆58Updated this week
• opencompl / lean-mlir
  A minimal development of SSA theory
  ☆112Updated this week
• anishathalye / knox-hsm
  Circuits and hardware security modules formally verified with Knox 🔐
  ☆24Updated 2 months ago
• IBM / ACE-RISCV
  Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for RISC-V with focus on a formally verified…
  ☆44Updated this week
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆28Updated 4 years ago
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆56Updated 9 years ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆81Updated 2 weeks ago
• aman-goel / ic3po
  IC3PO: IC3 for Proving Protocol Properties
  ☆26Updated 6 months ago
• 0xADE1A1DE / CryptOpt
  CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives
  ☆60Updated 9 months ago
• fmlab-iis / cryptoline
  ☆46Updated last week
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆35Updated 3 weeks ago