Alternatives and similar repositories for veri-titan

Users that are interested in veri-titan are comparing it to the libraries listed below

• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆128Updated 3 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• anishathalye / knox
  A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
  ☆40Updated last month
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆116Updated last week
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆163Updated last month
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆153Updated 6 months ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆117Updated last week
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆172Updated 2 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 8 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆166Updated last month
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆61Updated 4 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 6 months ago
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆63Updated 10 years ago
• aman-goel / ic3po
  IC3PO: IC3 for Proving Protocol Properties
  ☆28Updated last year
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆90Updated last month
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆101Updated this week
• rems-project / rmem
  rmem public repo
  ☆49Updated 7 months ago
• cacheaudit / cacheaudit
  A Tool for the Static Analysis of Cache Side Channels
  ☆39Updated 8 years ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆53Updated 3 months ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆101Updated 5 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• SSProve / ssprove
  A foundational framework for modular cryptographic proofs in Coq
  ☆72Updated 3 weeks ago
• kth-step / HolBA
  Binary analysis in HOL
  ☆44Updated this week
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆89Updated 4 months ago
• daniellustig / pipecheck
  ☆19Updated 11 years ago
• usi-verification-and-security / golem
  Solver for Constrained Horn Clauses
  ☆47Updated 3 weeks ago
• ymanerka / pipeproof
  PipeProof
  ☆11Updated 6 years ago
• uw-unsat / serval
  ☆46Updated 3 years ago
• kisp-nus / anvil
  ☆21Updated this week
• rsnikhil / Tutorial_RISCV_Summit_2025
  Learn the Design of a 6-stage pipelined RISC-V CPU
  ☆17Updated 2 months ago