Alternatives and similar repositories for veri-titan

Users that are interested in veri-titan are comparing it to the libraries listed below

• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆114Updated 3 months ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆59Updated last month
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 3 weeks ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆80Updated last month
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆58Updated last month
• rems-project / rmem
  rmem public repo
  ☆41Updated last month
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆153Updated 7 months ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆66Updated last month
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆164Updated last year
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 4 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆153Updated 7 months ago
• aman-goel / ic3po
  IC3PO: IC3 for Proving Protocol Properties
  ☆27Updated 8 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆67Updated this week
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆101Updated this week
• Ko- / riscvcrypto
  Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture
  ☆31Updated 4 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated 3 weeks ago
• SSProve / ssprove
  A foundational framework for modular cryptographic proofs in Coq
  ☆64Updated last week
• awslabs / rust-smt-ir
  ☆38Updated 9 months ago
• SRI-CSL / sally
  A model checker for infinite-state systems.
  ☆75Updated 4 months ago
• cacheaudit / cacheaudit
  A Tool for the Static Analysis of Cache Side Channels
  ☆40Updated 8 years ago
• kth-step / HolBA
  Binary analysis in HOL
  ☆38Updated last month
• pddenhar / Z3-IC3-PDR
  Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.
  ☆15Updated 9 years ago
• anishathalye / knox
  A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
  ☆33Updated 3 months ago
• uuverifiers / eldarica
  The Eldarica model checker
  ☆85Updated 3 weeks ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆11Updated 3 months ago
• uw-unsat / serval
  ☆47Updated 3 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆46Updated last week
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆57Updated 9 years ago