someone755 / ddr3-controllerLinks
A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs
☆76Updated 3 years ago
Alternatives and similar repositories for ddr3-controller
Users that are interested in ddr3-controller are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆67Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- A simple DDR3 memory controller☆61Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆51Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆92Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆70Updated 4 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- RISC-V Nox core☆69Updated 4 months ago
- UART models for cocotb☆32Updated 2 months ago
- Ethernet interface modules for Cocotb☆70Updated 2 months ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 10 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆55Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆102Updated this week
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆41Updated 2 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆117Updated 4 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated 2 weeks ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆65Updated last week
- ☆76Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Updated 10 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆127Updated 2 weeks ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago