someone755 / ddr3-controllerLinks
A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs
☆74Updated 2 years ago
Alternatives and similar repositories for ddr3-controller
Users that are interested in ddr3-controller are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- UART models for cocotb☆29Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- ☆72Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆113Updated this week
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- A demo system for Ibex including debug support and some peripherals☆76Updated 2 months ago
- Verilog SPI master and slave☆57Updated 9 years ago
- RISC-V Nox core☆68Updated last month
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆69Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- SpinalHDL Hardware Math Library☆90Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago