someone755 / ddr3-controllerLinks
A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs
☆74Updated 2 years ago
Alternatives and similar repositories for ddr3-controller
Users that are interested in ddr3-controller are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- Mathematical Functions in Verilog☆95Updated 4 years ago
- Verilog digital signal processing components☆157Updated 2 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- RISC-V Nox core☆68Updated 3 months ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆121Updated this week
- UART models for cocotb☆31Updated last month
- ☆74Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- ☆27Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- General Purpose AXI Direct Memory Access☆60Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Ethernet interface modules for Cocotb☆71Updated last month
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago