A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs
☆85Dec 1, 2022Updated 3 years ago
Alternatives and similar repositories for ddr3-controller
Users that are interested in ddr3-controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A DDR3 memory controller in Verilog for various FPGAs☆644Oct 10, 2021Updated 5 years ago
- A simple DDR3 memory controller☆68Aug 20, 2026Updated 2 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 8 years ago
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆94Apr 8, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 9 years ago
- a hardware task scheduler design☆11Sep 14, 2022Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆98Feb 28, 2018Updated 8 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆21Nov 17, 2021Updated 4 years ago
- ☆85Aug 30, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Maven Silicon Project☆20Oct 13, 2018Updated 8 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- ☆11Nov 17, 2025Updated 11 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆90Oct 6, 2022Updated 4 years ago
- Verilog SDRAM memory controller☆388May 13, 2017Updated 9 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- AXI总线连接器☆111Mar 26, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Feb 9, 2023Updated 3 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- ☆15Dec 19, 2025Updated 10 months ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆76Nov 2, 2021Updated 5 years ago
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆22Oct 28, 2024Updated 2 years ago
- Digital Logic Lecture Final Project in the first term of year 2020-21☆11Jan 25, 2021Updated 5 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆41Aug 30, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆91Jun 27, 2022Updated 4 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 4 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Small footprint and configurable DRAM core☆568Updated this week
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆77Jul 25, 2023Updated 3 years ago