someone755 / ddr3-controllerLinks
A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs
☆74Updated 2 years ago
Alternatives and similar repositories for ddr3-controller
Users that are interested in ddr3-controller are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- A simple DDR3 memory controller☆59Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Verilog SPI master and slave☆59Updated 9 years ago
- ☆74Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆65Updated 4 years ago
- UART models for cocotb☆30Updated 3 weeks ago
- Verilog digital signal processing components☆156Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆39Updated 2 weeks ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆30Updated last year
- General Purpose AXI Direct Memory Access☆59Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated last week
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- UART 16550 core☆37Updated 11 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆111Updated 4 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Updated 10 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆114Updated 2 weeks ago
- IP operations in verilog (simulation and implementation on ice40)☆60Updated 5 years ago