A blinky project for the ULX3S v3.0.3 FPGA board
☆18Jan 16, 2026Updated 9 months ago
Alternatives and similar repositories for ULX3S-Blinky
Users that are interested in ULX3S-Blinky are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An implementation of "Tic Tac Toe" in Verilog. FPGA versus user, FPGA knows how to win!☆10Jan 14, 2026Updated 9 months ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 4 years ago
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆88Feb 7, 2026Updated 8 months ago
- Simple 6502 system on a ULX3S FPGA board☆20Feb 26, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ulx3s ghdl examples☆16Mar 6, 2021Updated 5 years ago
- PandaForth, a port of CamelForth to the GBA by Torlus☆10Sep 3, 2017Updated 9 years ago
- LCD capture for Rigol DS1074 using UVC on Cypress FX3☆15Oct 26, 2021Updated 4 years ago
- FPGA Odysseus with ULX3S☆75Nov 1, 2023Updated 2 years ago
- Linking Of Virtual Electronics to FPGAs 🙂. Use virtual components with real hardware for debugging without simulation☆14Apr 24, 2024Updated 2 years ago
- A template project for the ULX3S ECP5 FPGA board using only Open Source Software☆14Nov 11, 2018Updated 7 years ago
- PCB for ULX3S FPGA R&D board☆467Apr 27, 2025Updated last year
- Example Verilog code for Ulx3s☆45May 5, 2022Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Universal JTAG programmer for the Raspberry☆14Apr 23, 2013Updated 13 years ago
- Some toy stuff I made while learning Verilog/FPGAs/Ice40 Toolchain☆10Aug 20, 2017Updated 9 years ago
- ☆15Feb 4, 2023Updated 3 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Pothos bindings for GNU Radio blocks☆12Dec 28, 2020Updated 5 years ago
- ☆24Jan 12, 2016Updated 10 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Space Invaders in Verilog for the iCE40 H1K☆18Feb 15, 2024Updated 2 years ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Mar 27, 2024Updated 2 years ago
- Repository for RTL building blocks #100daysofrtl VERILOG VHDL System Verilog☆14Jun 3, 2024Updated 2 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 8 years ago
- Working on the RP2350PC from Olimex☆22Aug 26, 2025Updated last year
- ☆12Mar 11, 2021Updated 5 years ago
- experimental cooperative threading library for embedded ARM in pure C☆20Aug 18, 2021Updated 5 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- GitHub mirror of Arduino GBA multiboot cable code☆20Jan 31, 2016Updated 10 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RP2350 all in one computer with 16MB Flash, 8MB PSRAM, 4 USB host, DVI/HDMI output, Stereo Audio codec and amplifier the ultimate RISC-V…☆27Jul 18, 2025Updated last year
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 5 years ago
- SoC based on VexRiscv and ICE40 UP5K☆166Mar 16, 2025Updated last year
- open-source electronics prototyping platform☆28Jan 31, 2017Updated 9 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆19Oct 29, 2018Updated 7 years ago
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago