DoctorWkt / ULX3S-Blinky
A blinky project for the ULX3S v3.0.3 FPGA board
☆16Updated 6 years ago
Alternatives and similar repositories for ULX3S-Blinky:
Users that are interested in ULX3S-Blinky are comparing it to the libraries listed below
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated this week
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 4 years ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- A reimplementation of a tiny stack CPU☆81Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- FPGA examples for 8bitworkshop.com☆29Updated 5 years ago
- CMod-S6 SoC☆39Updated 7 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 3 months ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- Miscellaneous ULX3S examples (advanced)☆77Updated 3 weeks ago
- ☆26Updated 5 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆40Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- A SoC for DOOM☆16Updated 3 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆31Updated 8 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆26Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- Wishbone interconnect utilities☆39Updated last month