aklsh / getting-started-with-verilogLinks
Verilog modules for beginners
☆28Updated 3 years ago
Alternatives and similar repositories for getting-started-with-verilog
Users that are interested in getting-started-with-verilog are comparing it to the libraries listed below
Sorting:
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆111Updated 3 years ago
- Verilog HDL files☆146Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆259Updated last month
- Verilog implementation of multi-stage 32-bit RISC-V processor☆115Updated 4 years ago
- This repo provide an index of VLSI content creators and their materials☆152Updated 10 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆134Updated last month
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆78Updated last year
- 100 Days of RTL☆383Updated 11 months ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆44Updated 3 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆11Updated 7 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆137Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆132Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 8 months ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Updated 3 years ago
- ☆113Updated last year
- SystemVerilog Tutorial☆159Updated 2 months ago
- ☆58Updated last year
- opensource EDA tool flor VLSI design☆32Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆110Updated last month
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- UVM and System Verilog Manuals☆43Updated 6 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- An overview of TL-Verilog resources and projects☆81Updated 3 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- FPGA Design of a Neural Network for Color Detection☆77Updated 5 months ago
- ☆161Updated 2 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆16Updated 6 years ago