aklsh / getting-started-with-verilog
Verilog modules for beginners
☆23Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for getting-started-with-verilog
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆93Updated 9 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆205Updated 3 months ago
- ☆22Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆98Updated 2 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆83Updated 3 months ago
- This repo provide an index of VLSI content creators and their materials☆135Updated 2 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆30Updated 4 months ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆56Updated 3 years ago
- 100 Days of RTL☆332Updated 2 months ago
- A simple implementation of a UART modem in Verilog.☆100Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆69Updated last year
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆99Updated 5 years ago
- ☆75Updated last year
- ☆99Updated 10 months ago
- ☆50Updated 4 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆74Updated 4 years ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆140Updated 4 months ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆14Updated last week
- FPGA Design of a Neural Network for Color Detection☆72Updated 5 months ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- ☆53Updated 3 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆30Updated 4 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆52Updated last week
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆125Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆70Updated 5 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆110Updated 3 months ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆104Updated 5 years ago
- opensource EDA tool flor VLSI design☆29Updated last year