aklsh / getting-started-with-verilogLinks
Verilog modules for beginners
☆29Updated 3 years ago
Alternatives and similar repositories for getting-started-with-verilog
Users that are interested in getting-started-with-verilog are comparing it to the libraries listed below
Sorting:
- Implementing Different Adder Structures in Verilog☆76Updated 6 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆124Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year
- Verilog HDL files☆162Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆280Updated 6 months ago
- This repo provide an index of VLSI content creators and their materials☆162Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆166Updated last year
- SystemVerilog Tutorial☆185Updated 2 weeks ago
- 100 Days of RTL☆403Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆51Updated 8 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆115Updated 5 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆146Updated 2 months ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆103Updated 6 years ago
- FPGA Design of a Neural Network for Color Detection☆80Updated 10 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- ☆117Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆126Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆125Updated 2 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆44Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆147Updated 5 years ago
- ☆101Updated 2 years ago
- An overview of TL-Verilog resources and projects☆81Updated 8 months ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆17Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆198Updated last month
- ☆63Updated last year
- ☆22Updated 2 years ago