Solution to COA LAB Assgn, IIT Kharagpur
☆38Jan 10, 2019Updated 7 years ago
Alternatives and similar repositories for Computer-Organization-and-Architecture-LAB
Users that are interested in Computer-Organization-and-Architecture-LAB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆154Jul 17, 2022Updated 4 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- DDR2 memory controller written in Verilog☆83Feb 28, 2012Updated 14 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- Operations Research Lab. Involves coding the various Linear Programming Problem optimization methods in C/C++.☆12Apr 19, 2017Updated 9 years ago
- [MIGRATED TO KRONOS] A webapp to serve past year records-grade distributions of IITKGP☆29Jun 15, 2024Updated 2 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆50Jul 18, 2020Updated 6 years ago
- Project Nephos [GSoC '18]: Automated recording, processing, and uploading of TV streams for Universities.☆21Jan 15, 2019Updated 7 years ago
- CDC noticeboard scraper☆44Apr 21, 2026Updated 3 months ago
- Hardware Viterbi Decoder in verilog☆32May 28, 2019Updated 7 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆82Oct 7, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementing Different Adder Structures in Verilog☆77Sep 3, 2019Updated 6 years ago
- ☆18Jun 3, 2017Updated 9 years ago
- The frontend of LTTKGP web app☆17Jan 8, 2023Updated 3 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆28Jun 10, 2018Updated 8 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- ☆19Jul 21, 2020Updated 6 years ago
- Python app to help you become prudent in your spendings☆30Aug 7, 2020Updated 5 years ago
- Entire Proxy Settings: One Script To Set Them All☆43Apr 28, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Minecraft modpack for Minecraft 1.16.5, focused around the mod Create☆20Sep 28, 2024Updated last year
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆20Aug 6, 2025Updated 11 months ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- Lab assignments for 6.826☆11Nov 8, 2019Updated 6 years ago
- CSC403: Computer Organization and Architecture [COA] & CSL403: Processor Architecture Lab [PAL] | SE Semester IV | Computer Engineering☆22Feb 20, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 5 months ago
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆14Jul 24, 2020Updated 6 years ago
- An introduction to integrated circuit design with Verilog and the Papilio Pro development board.☆15Jan 5, 2025Updated last year
- Autolink emails for your Jekyll☆15Mar 30, 2022Updated 4 years ago
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- Backend for the Q/A engine Sal, based on Python Flask and PostgreSQL☆19May 1, 2023Updated 3 years ago
- The official repository of TeamGabru.☆13Oct 16, 2019Updated 6 years ago