vedic-partap / Computer-Organization-and-Architecture-LABLinks
Solution to COA LAB Assgn, IIT Kharagpur
☆36Updated 6 years ago
Alternatives and similar repositories for Computer-Organization-and-Architecture-LAB
Users that are interested in Computer-Organization-and-Architecture-LAB are comparing it to the libraries listed below
Sorting:
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆119Updated 3 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open- …☆11Updated 3 years ago
- ☆64Updated 4 years ago
- RISC V core implementation using Verilog.☆28Updated 4 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆58Updated 2 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆61Updated 5 years ago
- All the projects and assignments done as part of VLSI course.☆20Updated 5 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆275Updated 5 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆165Updated last year
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40Updated 6 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆96Updated 8 months ago
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- 100 Days of RTL☆402Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆101Updated 2 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆50Updated 2 years ago
- An overview of TL-Verilog resources and projects☆81Updated 7 months ago
- For aspiring hardware engineers out there.☆78Updated 8 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- ☆117Updated last year
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 3 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆113Updated 5 years ago
- This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum☆54Updated 4 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆48Updated 5 years ago
- ☆22Updated 2 years ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆116Updated 6 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated 2 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆143Updated last month