vedic-partap / Computer-Organization-and-Architecture-LABLinks
Solution to COA LAB Assgn, IIT Kharagpur
☆36Updated 6 years ago
Alternatives and similar repositories for Computer-Organization-and-Architecture-LAB
Users that are interested in Computer-Organization-and-Architecture-LAB are comparing it to the libraries listed below
Sorting:
- ☆62Updated 3 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆119Updated 3 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40Updated 6 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆61Updated 4 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆101Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆272Updated 5 months ago
- All the projects and assignments done as part of VLSI course.☆20Updated 5 years ago
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆160Updated last year
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆95Updated 8 months ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆58Updated 2 years ago
- An overview of TL-Verilog resources and projects☆81Updated 7 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- ☆117Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆112Updated 4 years ago
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆135Updated 5 years ago
- A collection of commonly asked RTL design interview questions☆35Updated 8 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆47Updated 5 years ago
- Verilog/SystemVerilog Guide☆74Updated last year
- Project ideas list for Google Summer of Code.☆16Updated 8 months ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆416Updated 3 months ago
- This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum☆54Updated 3 years ago
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 4 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated 3 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆80Updated 3 years ago