Solution to COA LAB Assgn, IIT Kharagpur
☆38Jan 10, 2019Updated 7 years ago
Alternatives and similar repositories for Computer-Organization-and-Architecture-LAB
Users that are interested in Computer-Organization-and-Architecture-LAB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆160Jul 17, 2022Updated 4 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Operations Research Lab. Involves coding the various Linear Programming Problem optimization methods in C/C++.☆12Apr 19, 2017Updated 9 years ago
- [MIGRATED TO KRONOS] A webapp to serve past year records-grade distributions of IITKGP☆29Jun 15, 2024Updated 2 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆50Jul 18, 2020Updated 6 years ago
- Solution of Complier Lab Assgn., IIT Kharagpur☆11Jan 10, 2019Updated 7 years ago
- CDC noticeboard scraper☆44Apr 21, 2026Updated 5 months ago
- Notes, codes and resources for the course Computer Organisation and Architecture, IIT Kharagpur☆14Nov 11, 2019Updated 6 years ago
- Hardware Viterbi Decoder in verilog☆31May 28, 2019Updated 7 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆84Oct 7, 2022Updated 3 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆14May 8, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- [DEPRECATED | ApnaInsti HAS IT] A web application to connect people with similar journey details and share rides☆19Oct 5, 2023Updated 2 years ago
- Course Homepage☆11Aug 29, 2016Updated 10 years ago
- The frontend of LTTKGP web app☆17Jan 8, 2023Updated 3 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆248May 20, 2025Updated last year
- The mighty hero helping you build projects on top of IIT Kharagpur's academic data☆35Nov 13, 2018Updated 7 years ago
- Python app to help you become prudent in your spendings☆30Aug 7, 2020Updated 6 years ago
- Source code for 'Beginning Arduino' by Michael McRoberts☆10Mar 28, 2017Updated 9 years ago
- Entire Proxy Settings: One Script To Set Them All☆43Apr 28, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Minecraft modpack for Minecraft 1.16.5, focused around the mod Create☆20Sep 28, 2024Updated last year
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆21Aug 6, 2025Updated last year
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Predicting driver stress levels using Physionet's SRAD (drivedb) dataset with methods such as LSTMs, RNNs, CNNs☆19Mar 30, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- CSC403: Computer Organization and Architecture [COA] & CSL403: Processor Architecture Lab [PAL] | SE Semester IV | Computer Engineering☆23Sep 5, 2026Updated 2 weeks ago
- A collection of my cources, lectures, articles and presentations☆17Jun 25, 2019Updated 7 years ago
- Subject :- Formal Language and Automata Theory (CS21004), Probability and Statistics (MA20104), Science of Happiness (HS62002), Software …☆16Sep 6, 2021Updated 5 years ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 7 months ago
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆14Jul 24, 2020Updated 6 years ago
- An introduction to integrated circuit design with Verilog and the Papilio Pro development board.☆16Jan 5, 2025Updated last year
- Autolink emails for your Jekyll☆15Mar 30, 2022Updated 4 years ago