vedic-partap / Computer-Organization-and-Architecture-LAB
Solution to COA LAB Assgn, IIT Kharagpur
☆35Updated 5 years ago
Related projects: ⓘ
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆49Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆92Updated 2 years ago
- ☆53Updated 2 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆54Updated 3 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆34Updated 5 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 3 months ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆9Updated 2 years ago
- Project ideas list for Google Summer of Code.☆11Updated 7 months ago
- This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum☆41Updated 2 years ago
- An overview of TL-Verilog resources and projects☆69Updated 6 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆15Updated 11 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆88Updated 7 months ago
- opensource EDA tool flor VLSI design☆29Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆68Updated 10 months ago
- ☆16Updated last year
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆22Updated 6 years ago
- An 8 input interrupt controller written in Verilog.☆24Updated 12 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆25Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆54Updated 5 years ago
- ☆15Updated last year
- ☆22Updated last year
- A simple 8bit CPU.☆24Updated 11 months ago
- Digital Design verilog tricky problems having industry standards☆22Updated 4 years ago
- Architectural design of data router in verilog☆26Updated 4 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆115Updated 4 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆42Updated last year
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆27Updated 3 months ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆27Updated 11 months ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- Single Cycle RISC MIPS Processor☆28Updated 3 years ago