Solution to COA LAB Assgn, IIT Kharagpur
☆37Jan 10, 2019Updated 7 years ago
Alternatives and similar repositories for Computer-Organization-and-Architecture-LAB
Users that are interested in Computer-Organization-and-Architecture-LAB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆149Jul 17, 2022Updated 3 years ago
- DDR2 memory controller written in Verilog☆82Feb 28, 2012Updated 14 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆60Nov 30, 2022Updated 3 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆142Apr 3, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 7 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- Operations Research Lab. Involves coding the various Linear Programming Problem optimization methods in C/C++.☆12Apr 19, 2017Updated 9 years ago
- [MIGRATED TO KRONOS] A webapp to serve past year records-grade distributions of IITKGP☆29Jun 15, 2024Updated last year
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆48Jul 18, 2020Updated 5 years ago
- CDC noticeboard scraper☆43Apr 21, 2026Updated last month
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago
- Implementing Different Adder Structures in Verilog☆75Sep 3, 2019Updated 6 years ago
- [DEPRECATED | ApnaInsti HAS IT] A web application to connect people with similar journey details and share rides☆19Oct 5, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Course Homepage☆11Aug 29, 2016Updated 9 years ago
- Notes, codes and resources for the course Computer Organisation and Architecture, IIT Kharagpur☆12Nov 11, 2019Updated 6 years ago
- The frontend of LTTKGP web app☆17Jan 8, 2023Updated 3 years ago
- Hardware Viterbi Decoder in verilog☆31May 28, 2019Updated 6 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆79Oct 7, 2022Updated 3 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆27Jun 10, 2018Updated 7 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆13May 8, 2021Updated 5 years ago
- Write ups for DRDO CTF☆10Jan 13, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Image Processing Toolbox in Verilog using Basys3 FPGA☆232May 20, 2025Updated last year
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- CSC403: Computer Organization and Architecture [COA] & CSL403: Processor Architecture Lab [PAL] | SE Semester IV | Computer Engineering☆20Feb 20, 2026Updated 3 months ago
- The mighty hero helping you build projects on top of IIT Kharagpur's academic data☆35Nov 13, 2018Updated 7 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Minecraft modpack for Minecraft 1.16.5, focused around the mod Create☆20Sep 28, 2024Updated last year
- Entire Proxy Settings: One Script To Set Them All☆43Apr 28, 2024Updated 2 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆13Aug 6, 2025Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆12Jan 5, 2018Updated 8 years ago
- Lab assignments for 6.826☆11Nov 8, 2019Updated 6 years ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 3 months ago
- A curated list of awesome development tools and resources for software developers.☆28Nov 27, 2025Updated 5 months ago
- An introduction to integrated circuit design with Verilog and the Papilio Pro development board.☆15Jan 5, 2025Updated last year
- Autolink emails for your Jekyll☆15Mar 30, 2022Updated 4 years ago
- The official repository of TeamGabru.☆13Oct 16, 2019Updated 6 years ago