Solution to COA LAB Assgn, IIT Kharagpur
☆37Jan 10, 2019Updated 7 years ago
Alternatives and similar repositories for Computer-Organization-and-Architecture-LAB
Users that are interested in Computer-Organization-and-Architecture-LAB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An 8 input interrupt controller written in Verilog.☆29Mar 22, 2012Updated 14 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆152Jul 17, 2022Updated 3 years ago
- DDR2 memory controller written in Verilog☆83Feb 28, 2012Updated 14 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆61Nov 30, 2022Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆143Apr 3, 2020Updated 6 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- Operations Research Lab. Involves coding the various Linear Programming Problem optimization methods in C/C++.☆12Apr 19, 2017Updated 9 years ago
- [MIGRATED TO KRONOS] A webapp to serve past year records-grade distributions of IITKGP☆29Jun 15, 2024Updated last year
- Project Nephos [GSoC '18]: Automated recording, processing, and uploading of TV streams for Universities.☆21Jan 15, 2019Updated 7 years ago
- Solution of Complier Lab Assgn., IIT Kharagpur☆11Jan 10, 2019Updated 7 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆49Jul 18, 2020Updated 5 years ago
- CDC noticeboard scraper☆43Apr 21, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- Implementing Different Adder Structures in Verilog☆75Sep 3, 2019Updated 6 years ago
- Notes, codes and resources for the course Computer Organisation and Architecture, IIT Kharagpur☆12Nov 11, 2019Updated 6 years ago
- ☆18Jun 3, 2017Updated 9 years ago
- The frontend of LTTKGP web app☆17Jan 8, 2023Updated 3 years ago
- Hardware Viterbi Decoder in verilog☆32May 28, 2019Updated 7 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆80Oct 7, 2022Updated 3 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆27Jun 10, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆13May 8, 2021Updated 5 years ago
- Write ups for DRDO CTF☆10Jan 13, 2018Updated 8 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆233May 20, 2025Updated last year
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- CSC403: Computer Organization and Architecture [COA] & CSL403: Processor Architecture Lab [PAL] | SE Semester IV | Computer Engineering☆20Feb 20, 2026Updated 3 months ago
- Source code for 'Beginning Arduino' by Michael McRoberts☆10Mar 28, 2017Updated 9 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Minecraft modpack for Minecraft 1.16.5, focused around the mod Create☆20Sep 28, 2024Updated last year
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆13Aug 6, 2025Updated 10 months ago
- RISC V core implementation using Verilog.☆30Mar 27, 2021Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆13Jan 5, 2018Updated 8 years ago
- Lab assignments for 6.826☆11Nov 8, 2019Updated 6 years ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 4 months ago
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago