vedic-partap / Computer-Organization-and-Architecture-LAB
Solution to COA LAB Assgn, IIT Kharagpur
☆36Updated 6 years ago
Alternatives and similar repositories for Computer-Organization-and-Architecture-LAB:
Users that are interested in Computer-Organization-and-Architecture-LAB are comparing it to the libraries listed below
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆55Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆26Updated 13 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆65Updated 5 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆110Updated 2 years ago
- This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum☆53Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆35Updated 5 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆75Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆120Updated last year
- ☆109Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆75Updated last year
- ☆57Updated 3 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆57Updated 4 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆42Updated 4 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 10 months ago
- ☆17Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆35Updated 2 weeks ago
- opensource EDA tool flor VLSI design☆32Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆108Updated 5 years ago
- An overview of TL-Verilog resources and projects☆78Updated 3 weeks ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- ☆22Updated last year
- A collection of commonly asked RTL design interview questions☆27Updated 7 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆98Updated 4 years ago
- Single Cycle RISC MIPS Processor☆32Updated 3 years ago