Solution to COA LAB Assgn, IIT Kharagpur
☆38Jan 10, 2019Updated 7 years ago
Alternatives and similar repositories for Computer-Organization-and-Architecture-LAB
Users that are interested in Computer-Organization-and-Architecture-LAB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆157Jul 17, 2022Updated 4 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- [MIGRATED TO KRONOS] A webapp to serve past year records-grade distributions of IITKGP☆29Jun 15, 2024Updated 2 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆50Jul 18, 2020Updated 6 years ago
- Project Nephos [GSoC '18]: Automated recording, processing, and uploading of TV streams for Universities.☆21Jan 15, 2019Updated 7 years ago
- Solution of Complier Lab Assgn., IIT Kharagpur☆11Jan 10, 2019Updated 7 years ago
- Notes, codes and resources for the course Computer Organisation and Architecture, IIT Kharagpur☆14Nov 11, 2019Updated 6 years ago
- Hardware Viterbi Decoder in verilog☆31May 28, 2019Updated 7 years ago
- Implementing Different Adder Structures in Verilog☆77Sep 3, 2019Updated 7 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆14May 8, 2021Updated 5 years ago
- [DEPRECATED | ApnaInsti HAS IT] A web application to connect people with similar journey details and share rides☆19Oct 5, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Course Homepage☆11Aug 29, 2016Updated 10 years ago
- ☆17Jun 3, 2017Updated 9 years ago
- The frontend of LTTKGP web app☆17Jan 8, 2023Updated 3 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆28Jun 10, 2018Updated 8 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆244May 20, 2025Updated last year
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- The mighty hero helping you build projects on top of IIT Kharagpur's academic data☆35Nov 13, 2018Updated 7 years ago
- ☆20Jul 21, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Educational computer simulator on a mission to "superscale" the study of computer architecture fundamentals☆13Updated this week
- Minecraft modpack for Minecraft 1.16.5, focused around the mod Create☆20Sep 28, 2024Updated last year
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆21Aug 6, 2025Updated last year
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago
- A mini python quiz (Flask example)☆10Feb 21, 2017Updated 9 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Lab assignments for 6.826☆11Nov 8, 2019Updated 6 years ago
- Introduction to Gaussian Processes☆11Jan 13, 2024Updated 2 years ago
- A collection of my cources, lectures, articles and presentations☆17Jun 25, 2019Updated 7 years ago
- Subject :- Formal Language and Automata Theory (CS21004), Probability and Statistics (MA20104), Science of Happiness (HS62002), Software …☆16Sep 6, 2021Updated 4 years ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 6 months ago
- An introduction to integrated circuit design with Verilog and the Papilio Pro development board.☆16Jan 5, 2025Updated last year