Alternatives and similar repositories for spade

Users that are interested in spade are comparing it to the libraries listed below

• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆69Updated last week
• cucapra / filament
  Fearless hardware design
  ☆183Updated 2 months ago
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆17Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated last year
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆116Updated this week
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆34Updated 3 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated this week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆96Updated last month
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated 2 months ago
• charlottia / hdx
  HDL development environment on Nix.
  ☆26Updated last year
• yupferris / kaze
  An HDL embedded in Rust.
  ☆200Updated last year
• coastalwhite / wavedrom-rs
  Beautiful Digital Timing Diagrams with Rust
  ☆85Updated 10 months ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆263Updated 3 months ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• metaborg / rust-scopegraphs
  Scope Graph Implementation in Rust
  ☆27Updated 11 months ago
• jix / flussab
  Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
  ☆15Updated 11 months ago
• dalance / sdcx
  ☆15Updated this week
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆246Updated this week
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• bytecodealliance / waffle
  Wasm Analysis Framework For Lightweight Experiments
  ☆51Updated 3 months ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• jwnhy / rvbt
  Baremetal Backtracing on RISC-V
  ☆15Updated 4 years ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆47Updated last week
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆66Updated 2 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆162Updated last week
• vtta / clean-acmart
  ☆19Updated 6 months ago
• memoryleak47 / slotted-egraphs
  ☆33Updated last month
• microsoft / kanagawa
  High level synthesis language for hardware design
  ☆53Updated last week