A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spade/
☆49Mar 16, 2026Updated last week
Alternatives and similar repositories for spade
Users that are interested in spade are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Mar 5, 2026Updated 3 weeks ago
- 21st century electronic design automation tools, written in Rust.☆36Mar 17, 2026Updated last week
- Native Rust implementation of the FST waveform format from GTKWave.☆13Mar 12, 2026Updated 2 weeks ago
- ☆16Jan 25, 2026Updated 2 months ago
- ☆10Dec 28, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 10 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Mar 5, 2026Updated 3 weeks ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- A Rust hashconsing library.☆38Jul 15, 2024Updated last year
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆14May 22, 2016Updated 9 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆10Oct 15, 2021Updated 4 years ago
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 3 months ago
- Typed λ-calculus in Rust☆30Jun 27, 2023Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- PoC for Paper: BunnyHop Exploiting the Instruction Prefetcher (USENIX Security 2023)☆14Aug 17, 2023Updated 2 years ago
- Geometric algebra library for Rust☆22Aug 18, 2018Updated 7 years ago
- Analyze experimental data with Programming by Navigation☆17Mar 8, 2026Updated 2 weeks ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆17Mar 26, 2025Updated last year
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆57Jan 23, 2025Updated last year
- LEC - Logic Equivalence Checking - Formal Verification☆37Updated this week
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 8 months ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 8 months ago
- X86 Instruction Profiler☆13May 19, 2014Updated 11 years ago
- My notes on Linux Kernel working for LFX Linux Kernel Bug Fixing 2024☆17Nov 12, 2024Updated last year
- design and verification of asynchronous circuits☆44Feb 27, 2026Updated 3 weeks ago
- RocksDB bindings library for Zig.☆23Feb 11, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A configurable SRAM generator☆58Mar 4, 2026Updated 3 weeks ago
- C++ HDL (Hardware Description Language)☆45Mar 17, 2026Updated last week
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated last month
- An error-tolerant live programming environment (my Master's thesis)☆21Jul 25, 2022Updated 3 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last month
- ☆16Jan 5, 2022Updated 4 years ago