spade-lang / spadeLinks
A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spade/
β43Updated last week
Alternatives and similar repositories for spade
Users that are interested in spade are comparing it to the libraries listed below
Sorting:
- π¦ No-nonsense hardware testing/simulation in Rust π οΈ | Verilog, Spade, Verylβ86Updated last week
- Fearless hardware designβ194Updated 5 months ago
- A new Hardware Design Language that keeps you in the driver's seatβ123Updated last week
- Verilator Porcelainβ49Updated 2 years ago
- Logic circuit analysis and optimizationβ45Updated last week
- The LLHD reference simulator.β39Updated 5 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.β106Updated this week
- Read and write VCD (Value Change Dump) files in Rustβ45Updated last year
- RISCV Core written in Calyxβ17Updated last year
- A hardware compiler based on LLHD and CIRCTβ265Updated 7 months ago
- 21st century electronic design automation tools, written in Rust.β35Updated this week
- An HDL embedded in Rust.β202Updated 2 years ago
- Easy SMT solver interactionβ34Updated last week
- β28Updated 3 months ago
- End-to-end synthesis and P&R toolchainβ94Updated 2 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.β19Updated 3 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.β15Updated last year
- A Hardware Description Language based on the Rust Programming Languageβ282Updated this week
- Beautiful Digital Timing Diagrams with Rustβ88Updated last year
- Using e-graphs to synthesize netlists from boolean logic.β14Updated 2 years ago
- HDL development environment on Nix.β26Updated last year
- A simple digital waveform viewer with vi-like key bindings.β143Updated 11 months ago
- work in progress, playing around with btor2 in rustβ12Updated this week
- Verilog ASTβ21Updated 2 years ago
- A core language for rule-based hardware design π¦β171Updated 2 months ago
- RISC-V out-of-order core for education and research purposesβ81Updated 3 weeks ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protβ¦β97Updated this week
- β30Updated 3 years ago
- Unofficial Yosys WebAssembly packagesβ76Updated this week
- This library aims to provide implementations of elements commonly used in the development on software in the area of satisfiability solviβ¦β52Updated this week