spade-lang / spadeLinks
A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spade/
β34Updated this week
Alternatives and similar repositories for spade
Users that are interested in spade are comparing it to the libraries listed below
Sorting:
- π¦ No-nonsense hardware testing/simulation in Rust π οΈ | Verilog, Spade, Verylβ74Updated last month
- Fearless hardware designβ183Updated 3 months ago
- Easy SMT solver interactionβ34Updated 4 months ago
- RISCV Core written in Calyxβ17Updated last year
- Verilator Porcelainβ49Updated 2 years ago
- The LLHD reference simulator.β39Updated 5 years ago
- Logic circuit analysis and optimizationβ42Updated 3 months ago
- A new Hardware Design Language that keeps you in the driver's seatβ116Updated last week
- An HDL embedded in Rust.β202Updated 2 years ago
- Scope Graph Implementation in Rustβ28Updated last year
- HDL development environment on Nix.β26Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.β102Updated this week
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.β15Updated last year
- β20Updated 3 weeks ago
- A hardware compiler based on LLHD and CIRCTβ264Updated 5 months ago
- A Hardware Description Language based on the Rust Programming Languageβ253Updated 2 weeks ago
- Beautiful Digital Timing Diagrams with Rustβ87Updated 11 months ago
- Read and write VCD (Value Change Dump) files in Rustβ44Updated last year
- 21st century electronic design automation tools, written in Rust.β33Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.β19Updated 3 years ago
- Verilog ASTβ21Updated 2 years ago
- An optimization modeling language with solvers for MILP problemsβ59Updated 3 months ago
- A simple digital waveform viewer with vi-like key bindings.β143Updated 8 months ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protβ¦β92Updated this week
- A core language for rule-based hardware design π¦β166Updated last month
- A modern (trail saving, clause subsumption/vivification, learning-rate based selecting, rephrase) CDCL SAT solver in Rustβ101Updated 5 months ago
- β15Updated this week
- Simple RISC-V emulator presented at Rust Nation 2023β67Updated 2 years ago
- Miralis is a RISC-V firmware that virtualizes RISC-V firmwareβ38Updated last month
- Verik toolchainβ45Updated 2 years ago