hgeisse / eco32Links
32-Bit RISC microprocessor system for FPGA boards
☆36Updated last year
Alternatives and similar repositories for eco32
Users that are interested in eco32 are comparing it to the libraries listed below
Sorting:
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 8 months ago
- A reimplementation of a tiny stack CPU☆86Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- MR1 formally verified RISC-V CPU☆56Updated 7 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆58Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Updated 6 years ago
- A bit-serial CPU☆19Updated 6 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- Open PicoBlaze Assembler☆63Updated 2 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- Tools for FPGA development.☆49Updated 5 months ago
- IBM PC Compatible SoC for a commercially available FPGA board☆73Updated 9 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆55Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- A FPGA core for a simple SDRAM controller.☆122Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- OpenSPARC-based SoC☆75Updated 11 years ago
- mystorm sram test☆29Updated 8 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Updated 4 years ago
- ☆61Updated 2 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- OpenFPGA☆34Updated 7 years ago
- CMod-S6 SoC☆45Updated 8 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆29Updated 2 months ago