hgeisse / eco32View external linksLinks
32-Bit RISC microprocessor system for FPGA boards
☆36Nov 29, 2024Updated last year
Alternatives and similar repositories for eco32
Users that are interested in eco32 are comparing it to the libraries listed below
Sorting:
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- a simple operating system☆10May 10, 2015Updated 10 years ago
- A lazy and untyped experimental programming language☆10Jul 8, 2018Updated 7 years ago
- SoftCPU/SoC engine-V☆55Mar 19, 2025Updated 10 months ago
- Using Arrows to model parallel processes/computations.☆18Aug 1, 2020Updated 5 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- ☆16Jan 25, 2026Updated 3 weeks ago
- A pipelined MIPS processor implemented in Python☆24Mar 31, 2016Updated 9 years ago
- Open source library to handle integers of any size in C☆14Apr 11, 2023Updated 2 years ago
- FPGA implementation of the Blit terminal☆14Dec 26, 2019Updated 6 years ago
- A clean, modern C++ 17 SDK for writing UEFI applications.☆15Sep 1, 2021Updated 4 years ago
- Binary Lambda Calculus evaluation engine written in Malbolge.☆17May 29, 2022Updated 3 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- The Puppy Operating System☆25Feb 18, 2019Updated 6 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- Intel 8080/Zilog Z80 disassembler written in D.☆18Jun 24, 2021Updated 4 years ago
- Because sometimes you look out the window and it's already 6am.☆16Nov 25, 2016Updated 9 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Clone of the MS-DOS DEBUG command☆20Sep 28, 2015Updated 10 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 3 months ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆57Updated this week
- a small (~140 line) and portable 6502 emulator demo.☆18Jan 4, 2022Updated 4 years ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆83Jul 11, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- Lightweight 8086 simulator for running ELKS and DOS programs☆22Mar 23, 2023Updated 2 years ago
- GROM-8 CPU☆20Dec 17, 2017Updated 8 years ago
- An online Verilog IDE based on YosysJS.☆24Jan 7, 2016Updated 10 years ago
- A minimal Z80 implementation.☆22Jan 29, 2022Updated 4 years ago
- A simple RISC-V processor for use in FPGA designs.☆283Aug 19, 2024Updated last year
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated 11 months ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Feb 3, 2023Updated 3 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- ☆28Jan 13, 2026Updated last month
- mystorm sram test☆29Sep 12, 2017Updated 8 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year