hgeisse / eco32
32-Bit RISC microprocessor system for FPGA boards
☆35Updated this week
Related projects ⓘ
Alternatives and complementary repositories for eco32
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆64Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆44Updated last week
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆73Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆78Updated 4 years ago
- PicoRV☆43Updated 4 years ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆40Updated 2 years ago
- DPI module for UART-based console interaction with Verilator simulations☆24Updated 12 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- MR1 formally verified RISC-V CPU☆52Updated 5 years ago
- Visual Simulation of Register Transfer Logic☆89Updated last year
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Updated last year
- A reimplementation of a tiny stack CPU☆80Updated 11 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated last week
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆22Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- LatticeMico32 soft processor☆102Updated 10 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆33Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 5 months ago
- Tools for FPGA development.☆44Updated last year
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Naive Educational RISC V processor☆71Updated 3 weeks ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated last week
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆44Updated 6 months ago