Small micro-coded RISC-V softcore
☆15Nov 27, 2018Updated 7 years ago
Alternatives and similar repositories for JiVe
Users that are interested in JiVe are comparing it to the libraries listed below
Sorting:
- ☆12Feb 2, 2025Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- RE for champions☆15Mar 10, 2026Updated last week
- Simple anti-instrumentation with EFLAGS.AC☆17Mar 31, 2025Updated 11 months ago
- A minimal, resource-friendly syslog daemon for embedded Linux☆26Jan 27, 2023Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Simple SigmaJS based graph viewer☆17Nov 18, 2025Updated 4 months ago
- Dynamic Tracing in Android (fork from iovisor/ply)☆21Nov 26, 2022Updated 3 years ago
- Sigma Virtual Machine.☆23Jan 3, 2024Updated 2 years ago
- Function library for decoding 32-bit ARM and Thumb/Thumb-2 instruction sets.☆22Dec 1, 2024Updated last year
- Wiki pages for compiler technologies https://compilers.wiki☆24Mar 19, 2023Updated 3 years ago
- Simple GUI elements for AVR and arduino simulation. Programmed in python, based on pygame. Simavr is used for simulation.☆16Apr 13, 2013Updated 12 years ago
- Document about design of a GNSS receiver☆14May 28, 2020Updated 5 years ago
- A WebAssembly runtime for embedded systems☆62Jun 6, 2025Updated 9 months ago
- PDB Rewriting Rust Library☆28Apr 26, 2024Updated last year
- A nice way to manage your ImGui application's style in Nim.☆31Oct 10, 2025Updated 5 months ago
- Python bindings for BochsCPU☆39Aug 10, 2025Updated 7 months ago
- ETrace is a syscall tracing utility powered by eBPF☆26Feb 26, 2023Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- ☆14Nov 7, 2014Updated 11 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 3 years ago
- Read files or directories from the filesystem at runtime on debug, embed on release.☆33Feb 11, 2025Updated last year
- VSCode Ghidra Plugin/Script Skeletons☆31Aug 1, 2020Updated 5 years ago
- A guide to get you started with Windows Kernel Debugging walking you through the complete setup and usage of WinDbg to trace Windows proc…☆26Nov 26, 2025Updated 3 months ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Rule Engine for Dynamic Malware Analysis and Research☆25Apr 16, 2025Updated 11 months ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Python wrapper for FASM☆15May 23, 2015Updated 10 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- A simple plugin for working with Swift Strings, optimized Swift Strings, and Swift Arrays during the reverse engineering of iOS binaries …☆22Jun 5, 2025Updated 9 months ago
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- Windows Minidump loader for Ghidra☆29Sep 30, 2022Updated 3 years ago
- Proof-of-concept software for a low-cost correlated antenna array using inexpensive RTL-SDR dongles and single-board computers☆14Jun 29, 2017Updated 8 years ago
- PDP-1 for MiSTer☆21Jan 1, 2019Updated 7 years ago