nmoroze / kronosLinks
My MEng thesis code - verifying a security property for an SoC with Rosette
☆17Updated 4 years ago
Alternatives and similar repositories for kronos
Users that are interested in kronos are comparing it to the libraries listed below
Sorting:
- FPGA synthesis tool powered by program synthesis☆54Updated last month
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- RTLCheck☆25Updated 7 years ago
- Code repository for Coppelia tool☆23Updated 5 years ago
- PipeProof☆11Updated 6 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Updated 2 months ago
- design and verification of asynchronous circuits☆43Updated 3 weeks ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 5 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated 2 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Updated 4 years ago
- Simple RISC-V processor for FPGAs☆21Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- BTOR2 MLIR project☆26Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- Testing processors with Random Instruction Generation☆55Updated 3 weeks ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- A Hardware Pipeline Description Language☆49Updated 6 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 5 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆101Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- ☆20Updated last year
- ☆19Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated 2 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- FPGA related files for ORAM☆14Updated 10 years ago
- ☆30Updated 3 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Updated 6 months ago