My MEng thesis code - verifying a security property for an SoC with Rosette
☆17Jun 9, 2021Updated 4 years ago
Alternatives and similar repositories for kronos
Users that are interested in kronos are comparing it to the libraries listed below
Sorting:
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 2 years ago
- A tool for formally verifying constant-time software against hardware 🕰️☆14Feb 1, 2025Updated last year
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Nov 29, 2025Updated 3 months ago
- Tools for reasoning about circuits in Rosette/Racket 🔌☆19Feb 1, 2025Updated last year
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- How to set up OAuth 2.0 from MIT OpenID using Passport.js and selected guides on understanding OAuth 2.0.☆12Jan 21, 2018Updated 8 years ago
- ☆11Jul 1, 2025Updated 8 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- ☆13Jun 22, 2017Updated 8 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- A tool to convert binary files to COE files 💫☆17Jan 17, 2026Updated last month
- ☆37Jun 19, 2019Updated 6 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Jul 3, 2024Updated last year
- ☆25Nov 2, 2025Updated 4 months ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- ☆24Aug 9, 2022Updated 3 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 2 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- Notary: A Device for Secure Transaction Approval 📟☆28Feb 1, 2025Updated last year
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- A implementation of the Holte and Talley Mixed layer depth algorithm in Python.☆25May 1, 2019Updated 6 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- Modern dev tools for Tcl • includes a linter, formatter, and editor integration.☆90Feb 19, 2026Updated last week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- design and verification of asynchronous circuits☆43Updated this week
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆32Oct 18, 2018Updated 7 years ago
- Ghidra P-Code emulation and static LLVM lifting in Python☆38Mar 26, 2022Updated 3 years ago
- Binary analysis in HOL☆46Feb 13, 2026Updated 2 weeks ago
- A small Redis-based URL Redirector☆72Jul 23, 2019Updated 6 years ago
- Easy SMT solver interaction☆34Feb 3, 2026Updated 3 weeks ago
- ☆43Jun 28, 2025Updated 8 months ago
- ☆40Feb 11, 2026Updated 2 weeks ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago