nmoroze / kronosLinks
My MEng thesis code - verifying a security property for an SoC with Rosette
☆17Updated 4 years ago
Alternatives and similar repositories for kronos
Users that are interested in kronos are comparing it to the libraries listed below
Sorting:
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- PipeProof☆11Updated 5 years ago
- FPGA synthesis tool powered by program synthesis☆52Updated 2 months ago
- BTOR2 MLIR project☆26Updated last year
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- RTLCheck☆22Updated 6 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆14Updated 4 years ago
- design and verification of asynchronous circuits☆40Updated this week
- Code repository for Coppelia tool☆23Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆83Updated last week
- A Hardware Pipeline Description Language☆46Updated 2 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- Simple RISC-V processor for FPGAs☆21Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆13Updated 4 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated 2 years ago
- ☆19Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 2 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 3 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ☆40Updated 4 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- Fluid Pipelines☆11Updated 7 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆22Updated 7 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- ☆19Updated last year
- ☆23Updated 4 years ago