nmoroze / kronos
My MEng thesis code - verifying a security property for an SoC with Rosette
☆15Updated 3 years ago
Alternatives and similar repositories for kronos:
Users that are interested in kronos are comparing it to the libraries listed below
- Simple RISC-V processor for FPGAs☆20Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- PipeProof☆11Updated 5 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆18Updated 2 weeks ago
- EDA-centric utility for linting and analyzing Tcl code.☆34Updated last week
- ☆12Updated 6 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated last week
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆25Updated 4 years ago
- ☆17Updated 7 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆10Updated 4 years ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- Tools for reasoning about circuits in Rosette/Racket 🔌☆19Updated 5 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11Updated 5 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- Fluid Pipelines☆11Updated 6 years ago
- ☆11Updated 3 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆18Updated 4 months ago
- A configurable SRAM generator☆42Updated 3 weeks ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆33Updated last month
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- RTLCheck☆18Updated 6 years ago
- ☆35Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Workspace Integration Tool☆23Updated 4 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 6 months ago
- ☆23Updated 3 years ago