nmoroze / kronos
My MEng thesis code - verifying a security property for an SoC with Rosette
☆17Updated 3 years ago
Alternatives and similar repositories for kronos:
Users that are interested in kronos are comparing it to the libraries listed below
- Simple RISC-V processor for FPGAs☆20Updated last year
- FPGA synthesis tool powered by program synthesis☆41Updated 4 months ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆33Updated 2 months ago
- Tools for reasoning about circuits in Rosette/Racket 🔌☆19Updated 2 months ago
- PipeProof☆11Updated 5 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆26Updated 4 years ago
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- BTOR2 MLIR project☆25Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 2 months ago
- A tool for formally verifying constant-time software against hardware 🕰️☆10Updated 2 months ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last week
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆19Updated last month
- ☆13Updated 4 years ago
- Verilog AST☆21Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 2 years ago
- RTLCheck☆20Updated 6 years ago
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 3 years ago
- ☆25Updated 2 years ago
- A Hardware Pipeline Description Language☆43Updated last year
- Random Generator of Btor2 Files☆10Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆90Updated 9 months ago
- The PE for the second generation CGRA (garnet).☆17Updated 2 weeks ago
- A core language for rule-based hardware design 🦑☆147Updated 5 months ago
- ☆40Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated last year