nmoroze / kronosLinks
My MEng thesis code - verifying a security property for an SoC with Rosette
☆17Updated 4 years ago
Alternatives and similar repositories for kronos
Users that are interested in kronos are comparing it to the libraries listed below
Sorting:
- FPGA synthesis tool powered by program synthesis☆51Updated last month
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- BTOR2 MLIR project☆26Updated last year
- PipeProof☆11Updated 5 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 2 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- RTLCheck☆22Updated 6 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆81Updated this week
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 9 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 2 months ago
- design and verification of asynchronous circuits☆40Updated last week
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- ☆13Updated 4 years ago
- Integer Multiplier Generator for Verilog☆23Updated 2 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- ☆13Updated 4 years ago
- A Hardware Pipeline Description Language☆45Updated last month
- The PE for the second generation CGRA (garnet).☆17Updated 4 months ago
- Tools for reasoning about circuits in Rosette/Racket 🔌☆19Updated 7 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆94Updated this week
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- ☆12Updated 2 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- ☆19Updated last year
- Debuggable hardware generator☆69Updated 2 years ago
- Testing processors with Random Instruction Generation☆46Updated last week