nmoroze / kronosLinks
My MEng thesis code - verifying a security property for an SoC with Rosette
☆17Updated 4 years ago
Alternatives and similar repositories for kronos
Users that are interested in kronos are comparing it to the libraries listed below
Sorting:
- FPGA synthesis tool powered by program synthesis☆51Updated last week
- FPGA synthesis tool powered by equality saturation and program synthesis.☆12Updated last week
- The PE for the second generation CGRA (garnet).☆17Updated 2 months ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- work in progress, playing around with btor2 in rust☆11Updated 3 weeks ago
- BTOR2 MLIR project☆26Updated last year
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆35Updated 5 months ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated last year
- design and verification of asynchronous circuits☆39Updated last week
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- ☆13Updated 4 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- RTLCheck☆22Updated 6 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Verilog AST☆21Updated last year
- Libre Silicon Compiler☆22Updated 4 years ago
- Integer Multiplier Generator for Verilog☆23Updated 2 weeks ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last month
- PipeProof☆11Updated 5 years ago
- ☆19Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- A Hardware Pipeline Description Language☆45Updated last week
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated last year
- Simple RISC-V processor for FPGAs☆20Updated 2 years ago
- ☆19Updated 10 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago