nmoroze / kronosLinks
My MEng thesis code - verifying a security property for an SoC with Rosette
☆17Updated 4 years ago
Alternatives and similar repositories for kronos
Users that are interested in kronos are comparing it to the libraries listed below
Sorting:
- FPGA synthesis tool powered by program synthesis☆52Updated last month
- RTLCheck☆23Updated 7 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Updated 9 months ago
- design and verification of asynchronous circuits☆41Updated last week
- PipeProof☆11Updated 5 years ago
- BTOR2 MLIR project☆26Updated last year
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 5 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆14Updated 4 years ago
- Code repository for Coppelia tool☆23Updated 5 years ago
- Simple RISC-V processor for FPGAs☆21Updated 2 years ago
- Libre Silicon Compiler☆22Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 5 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Updated 3 months ago
- Testing processors with Random Instruction Generation☆48Updated last month
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- ☆20Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆91Updated this week
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated 2 years ago
- ☆13Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- ☆14Updated 5 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 2 months ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 4 months ago
- Fluid Pipelines☆11Updated 7 years ago
- ☆19Updated last year