FouriersCat / Verilog-TemplateLinks
☆23Updated 3 years ago
Alternatives and similar repositories for Verilog-Template
Users that are interested in Verilog-Template are comparing it to the libraries listed below
Sorting:
- ☆38Updated 10 years ago
- ☆20Updated 2 years ago
- 异步FIFO的内部实现☆25Updated 7 years ago
- ☆74Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆10Updated 2 years ago
- ☆10Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆18Updated 11 years ago
- APB to I2C☆43Updated 11 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆70Updated 5 years ago
- fpga i2c slave verilog hdl rtl☆15Updated 9 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆27Updated last year
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆21Updated 2 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆38Updated 8 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- QSPI for SoC☆23Updated 5 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- AXI Interconnect☆54Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆28Updated 8 months ago
- commit rtl and build cosim env☆15Updated last year
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago