CoreyChen922 / sata3_host_controllerLinks
It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
☆76Updated last year
Alternatives and similar repositories for sata3_host_controller
Users that are interested in sata3_host_controller are comparing it to the libraries listed below
Sorting:
- ☆34Updated 4 years ago
- ☆80Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- ☆89Updated 8 years ago
- 国产VU13P加速卡资料☆82Updated 10 months ago
- ☆20Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- ☆36Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Verilog Ethernet Switch (layer 2)☆51Updated 2 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆100Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆93Updated last year
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 8 months ago
- Basic USB-CDC device core (Verilog)☆86Updated 4 years ago
- ☆34Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆133Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Video Stream Scaler☆40Updated 11 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆85Updated 4 years ago
- NVMe Controller featuring Hardware Acceleration☆101Updated 4 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆142Updated 2 years ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆133Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆62Updated 3 years ago
- UART -> AXI Bridge☆70Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆64Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆22Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆150Updated 2 years ago