It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
☆78Jun 2, 2024Updated 2 years ago
Alternatives and similar repositories for sata3_host_controller
Users that are interested in sata3_host_controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆92May 4, 2017Updated 9 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。☆148Sep 14, 2023Updated 3 years ago
- ☆22Jul 28, 2021Updated 5 years ago
- ☆39Mar 10, 2021Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 9 years ago
- NVMe Controller featuring Hardware Acceleration☆123Jun 23, 2021Updated 5 years ago
- FPGA-based SATA-DMA Host Controller☆36Nov 20, 2025Updated 11 months ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- Computational Storage Device based on the open source project OpenSSD.☆32Oct 25, 2020Updated 6 years ago
- ☆36Aug 19, 2020Updated 6 years ago
- ☆45Jul 4, 2026Updated 3 months ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open-NVM Software Source Code☆10Jul 3, 2015Updated 11 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆115May 8, 2026Updated 5 months ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆70Mar 15, 2022Updated 4 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- Cosmos OpenSSD + Hardware and Software source distribution☆263Jul 29, 2022Updated 4 years ago
- VHDL PCIe Transceiver☆35Jul 2, 2020Updated 6 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- ☆90Jun 27, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Small footprint and configurable SATA core☆171Oct 19, 2026Updated last week
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 3 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆64Feb 25, 2021Updated 5 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- Wishbone to AXI bridge (VHDL)☆51Aug 29, 2019Updated 7 years ago
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆15Aug 1, 2023Updated 3 years ago
- Example designs for FPGA Drive FMC☆305Updated this week
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆44Sep 22, 2025Updated last year
- Nope☆12Jan 26, 2025Updated last year
- Open-Channel Open-Way Flash Controller☆26Sep 10, 2021Updated 5 years ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 10 years ago