CoreyChen922 / sata3_host_controller
It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
☆68Updated 9 months ago
Alternatives and similar repositories for sata3_host_controller:
Users that are interested in sata3_host_controller are comparing it to the libraries listed below
- ☆56Updated 2 years ago
- ☆82Updated 7 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆62Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆90Updated 7 months ago
- 国产VU13P加速卡资料☆64Updated this week
- NVMe Controller featuring Hardware Acceleration☆83Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Verilog Ethernet Switch (layer 2)☆41Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- USB 2.0 Device IP Core☆61Updated 7 years ago
- ☆28Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆30Updated 9 years ago
- YPCB-00338-1P1 Hack☆21Updated 2 months ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆49Updated 8 months ago
- Open source FPGA-based NIC and platform for in-network compute☆61Updated 4 months ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Verilog Ethernet components for FPGA implementation☆18Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆51Updated last month
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago