CoreyChen922 / sata3_host_controllerLinks
It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
☆73Updated last year
Alternatives and similar repositories for sata3_host_controller
Users that are interested in sata3_host_controller are comparing it to the libraries listed below
Sorting:
- ☆78Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- ☆31Updated 4 years ago
- ☆87Updated 8 years ago
- 国产VU13P加速卡资料☆77Updated 5 months ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- ☆17Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆44Updated 3 years ago
- ☆36Updated 5 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Verilog Ethernet Switch (layer 2)☆46Updated last year
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆72Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆66Updated last year
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆116Updated 2 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆133Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- NVMe Controller featuring Hardware Acceleration☆93Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 4 months ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆138Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Video Stream Scaler☆40Updated 11 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago