It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
☆76Jun 2, 2024Updated last year
Alternatives and similar repositories for sata3_host_controller
Users that are interested in sata3_host_controller are comparing it to the libraries listed below
Sorting:
- ☆89May 4, 2017Updated 8 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。☆139Sep 14, 2023Updated 2 years ago
- ☆36Mar 10, 2021Updated 5 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- NVMe Controller featuring Hardware Acceleration☆102Jun 23, 2021Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆104Aug 9, 2024Updated last year
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆35May 12, 2020Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Sep 22, 2025Updated 6 months ago
- ☆36Aug 19, 2020Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆31Oct 25, 2020Updated 5 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆13Mar 1, 2026Updated 3 weeks ago
- Collected resources and getting started with Azure PCIe FPGA device☆41Feb 24, 2025Updated last year
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last week
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 11 years ago
- ESP32-S2-WROVER/WROOM based CANBUS controller thingy.☆12Nov 22, 2022Updated 3 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- Small footprint and configurable SATA core☆162Feb 11, 2026Updated last month
- DVB-S2 LDPC Decoder☆30Jul 17, 2014Updated 11 years ago
- PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs☆25Sep 17, 2013Updated 12 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- Cosmos OpenSSD + Hardware and Software source distribution☆235Jul 29, 2022Updated 3 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 8 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ☆35Jun 9, 2022Updated 3 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 11 months ago
- VLF/LF radio receiver implemented in the STM32F746 Nucleo board☆16Jan 18, 2017Updated 9 years ago
- ☆20Oct 16, 2018Updated 7 years ago
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago