It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
☆76Jun 2, 2024Updated last year
Alternatives and similar repositories for sata3_host_controller
Users that are interested in sata3_host_controller are comparing it to the libraries listed below
Sorting:
- ☆89May 4, 2017Updated 8 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- ☆35Mar 10, 2021Updated 4 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。☆136Sep 14, 2023Updated 2 years ago
- NVMe Controller featuring Hardware Acceleration☆101Jun 23, 2021Updated 4 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 11 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆102Aug 9, 2024Updated last year
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- ☆36Aug 19, 2020Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago
- MPU6050 interface for fpga☆10May 9, 2020Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Sep 22, 2025Updated 5 months ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- DVB-S2 LDPC Decoder☆29Jul 17, 2014Updated 11 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆37Oct 15, 2025Updated 4 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- ☆83Jun 27, 2022Updated 3 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆39Feb 24, 2025Updated last year
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- StickIt! board and modules that support the XuLA FPGA board.☆21Dec 2, 2015Updated 10 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- ☆11Mar 27, 2024Updated last year
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago