An open-source RTL NVMe controller IP for Xilinx FPGA.
☆63Feb 25, 2021Updated 5 years ago
Alternatives and similar repositories for DirectNVM
Users that are interested in DirectNVM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆36Aug 19, 2020Updated 5 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- NVMe Controller featuring Hardware Acceleration☆110Jun 23, 2021Updated 4 years ago
- ☆38Mar 10, 2021Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆32Oct 25, 2020Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆37Dec 10, 2023Updated 2 years ago
- FastPath_MP: An FPGA-based multi-path architecture for direct access from FPGA to NVMe SSD☆37Apr 20, 2021Updated 5 years ago
- ☆85Jun 27, 2022Updated 3 years ago
- Example designs for FPGA Drive FMC☆290Jun 6, 2026Updated last week
- Open-Channel Open-Way Flash Controller☆24Sep 10, 2021Updated 4 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 12 years ago
- A scalable RAID system to aggregate performance and capacity of the next-generation storage.☆15Jan 3, 2024Updated 2 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- AXI Interface Nand Flash Controller (Sync mode)☆110May 8, 2026Updated last month
- Chisel NVMe controller☆28Nov 24, 2022Updated 3 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- development interface mil-std-1553b for system on chip☆26Feb 2, 2018Updated 8 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 4 months ago
- Userspace I/O library for Xilinx AXI S2MM DMA☆12Sep 9, 2025Updated 9 months ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 5 years ago
- StoneNeedle is a tool, which runs in the Linux kernel environment (later than v3.13), and statistic the I/O workload profiling data. It w…☆21Apr 7, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Project related to Cypress FX3 USB 3.0 Controller published on☆17Dec 2, 2019Updated 6 years ago
- Cosmos OpenSSD + Hardware and Software source distribution☆246Jul 29, 2022Updated 3 years ago
- FPGA card looks like an nvme controller, but hides inside pcileech-fpga researching tool.☆40Mar 24, 2025Updated last year
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Near-storage compute aware file system and FPGA operator pipelines.☆29Mar 3, 2022Updated 4 years ago
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆28Feb 7, 2023Updated 3 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 3 months ago
- Open-channel SSD on Cosmos-plus OpenSSD☆24Sep 11, 2018Updated 7 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Wishbone SATA Controller☆26Jun 6, 2026Updated last week
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 6 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆69Feb 13, 2025Updated last year
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago