RTL Design and Implementation of High Performance Algorithm Logic Units
☆15Oct 1, 2019Updated 6 years ago
Alternatives and similar repositories for High-Performance-ALU
Users that are interested in High-Performance-ALU are comparing it to the libraries listed below
Sorting:
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 10 months ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Mar 16, 2023Updated 2 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 5 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- 用koa、c++写的量化交易系统☆14Oct 9, 2017Updated 8 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- ☆14Jun 29, 2024Updated last year
- Hardware Acceleration of Banded Smith-Waterman Algorithm on an FPGA using Systolic array based architecture.☆11Nov 26, 2022Updated 3 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- a utility to show c/c++ functions call trace☆10Feb 7, 2023Updated 3 years ago
- ☆12Sep 8, 2017Updated 8 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- A configurable memory debug tool. It detects general memory errors, such as overrun, underrun, double delete, invalid access of freed mem…☆13Feb 11, 2022Updated 4 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 5 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 5 years ago
- Wishbone SATA Controller☆24Oct 16, 2025Updated 4 months ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆18Apr 18, 2022Updated 3 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆54Jun 28, 2018Updated 7 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆10Jul 8, 2020Updated 5 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- strace-perfetto runs strace and converts the raw output to a Trace Event JSON file. The JSON file can then be analyzed using Google's Per…☆12Apr 27, 2022Updated 3 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Jun 4, 2024Updated last year
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago