OpenBanboo / High-Performance-ALULinks
RTL Design and Implementation of High Performance Algorithm Logic Units
☆15Updated 5 years ago
Alternatives and similar repositories for High-Performance-ALU
Users that are interested in High-Performance-ALU are comparing it to the libraries listed below
Sorting:
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆17Updated 3 years ago
- ☆12Updated last year
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- Extended and external tests for Verilator testing☆16Updated last week
- A collection of core generators to use with FuseSoC☆16Updated 10 months ago
- Implementation of an NPU that can be integrated into a RISC- V core through X-Interface.☆11Updated 10 months ago
- ☆11Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Updated last year
- M-extension for RISC-V cores.☆31Updated 7 months ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 5 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated last month
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Updated 4 years ago
- IP Catalog for Raptor.☆14Updated 7 months ago
- An open silicon CHERIoT Ibex microcontroller chip☆15Updated last month
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆12Updated 8 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆13Updated 5 years ago
- AXI-4 RAM Tester Component☆17Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆14Updated 2 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated 3 weeks ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Library to convert a FASM file into BELs importable into Vivado.☆13Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago