☆14Mar 9, 2018Updated 8 years ago
Alternatives and similar repositories for Genesys2
Users that are interested in Genesys2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10May 3, 2022Updated 4 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- JESD204B core for Migen/MiSoC☆37May 5, 2021Updated 5 years ago
- ☆13Oct 20, 2020Updated 6 years ago
- PlutoSDR GNURadio WFM stereo demodulation, and using PlutoSDR as standalone radio with customised Firmware☆13Feb 18, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA mandelbrot accelerator via high speed/super speed USB☆14Apr 6, 2023Updated 3 years ago
- 计算机相关知识的笔记☆11Sep 20, 2022Updated 4 years ago
- Previous researches have provided mathematical models of vertical cavity surface emitting LASER’s (VCSEL’s) that evaluated the effect of …☆12Oct 23, 2020Updated 6 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- uRV RISC-V core☆18Sep 29, 2015Updated 11 years ago
- Scripts, classes and functions related to Optical Wireless Communication☆15May 18, 2020Updated 6 years ago
- ☆12Feb 21, 2020Updated 6 years ago
- Dump1090 is a simple Mode S decoder for PlutoSDR devices☆18Sep 7, 2017Updated 9 years ago
- 《CPU自制入门》源码☆19Aug 6, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 從入門到進階的 Chisel HDL 指南☆14Jun 4, 2026Updated 4 months ago
- ☆18Jul 20, 2019Updated 7 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- ☆13Feb 4, 2026Updated 8 months ago
- Network Tap based on the ZedBoard and Ethernet FMC☆16Oct 12, 2026Updated 2 weeks ago
- Triple Modular Redundancy☆33Sep 4, 2019Updated 7 years ago
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated 2 years ago
- The directory to save GD32VF103 DataSheets☆18Oct 31, 2020Updated 6 years ago
- Polarization Demultiplexing for Optical Communication Systems☆16Apr 20, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A fork of gr-osmosdr supporting the FreeSRP☆21Apr 19, 2017Updated 9 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆32Nov 9, 2015Updated 10 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated 2 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 7 years ago
- ☆16Jan 15, 2026Updated 9 months ago
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 11 years ago
- 2019年全国大学生电子设计竞赛 D题 简易电路特性测试仪☆15Nov 26, 2025Updated 11 months ago
- A Single-path Delay Feedback FFT Generator☆15Mar 20, 2024Updated 2 years ago
- Maximum likelihood sequence estimation (MLSE) using the Viterbi algorithm☆18Feb 5, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RESTful API for networked manufacturing. with initial emphasis on pick-and-place solutions.☆11Jul 13, 2015Updated 11 years ago
- TLB Prime is an application template for LabVIEW which allows users to quickly generate a new top-level application.☆11Jan 3, 2025Updated last year
- RedPitaya application: Software Defined Radio (SDR) for an 8-channel WSPR receiver.☆10Jan 29, 2018Updated 8 years ago
- ☆11Jan 29, 2013Updated 13 years ago
- PCR-LAMP Diagnostic Device☆11Sep 2, 2020Updated 6 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago