Digilent/Genesys2 external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Digilent/Genesys2

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Digilent/Genesys2)

Close

Digilent / Genesys2View on GitHubMore

• External links
• Readme badge

☆12Mar 9, 2018Updated 7 years ago

Alternatives and similar repositories for Genesys2

Users that are interested in Genesys2 are comparing it to the libraries listed below

• twlostow / urv-core

  View on GitHub
  uRV RISC-V core
  ☆19Sep 29, 2015Updated 10 years ago
• FreeSRP / gr-osmosdr

  View on GitHub
  A fork of gr-osmosdr supporting the FreeSRP
  ☆21Apr 19, 2017Updated 8 years ago
• gagan405 / WallTree

  View on GitHub
  A VHDL code generator for wallace tree multiplier
  ☆10Apr 15, 2020Updated 5 years ago
• ThalesGroup / TMR

  View on GitHub
  Triple Modular Redundancy
  ☆29Sep 4, 2019Updated 6 years ago
• takeshineshiro / fpga_fibre_scan

  View on GitHub
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆29Nov 9, 2015Updated 10 years ago
• m-labs / jesd204b

  View on GitHub
  JESD204B core for Migen/MiSoC
  ☆35May 5, 2021Updated 4 years ago
• rabbitproto / glowing-carrot

  View on GitHub
  ☆30Oct 20, 2015Updated 10 years ago
• istar0me / linux-note

  View on GitHub
  ☆13Oct 20, 2020Updated 5 years ago
• JKISoftware / HAL-Webinar

  View on GitHub
  Webinar – Creating a Hardware Abstraction Layer in LabVIEW
  ☆38Nov 11, 2023Updated 2 years ago
• JQIamo / SetList

  View on GitHub
  LabVIEW control for BEC experiments
  ☆12Aug 6, 2019Updated 6 years ago
• ska-sa / roach2_hardware

  View on GitHub
  ROACH2 hardware gerbers, layout and bom
  ☆11May 31, 2013Updated 12 years ago
• sinara-hw / sinara

  View on GitHub
  Sayma AMC/RTM issue tracker
  ☆43Oct 5, 2018Updated 7 years ago
• kenkendk / sme

  View on GitHub
  Synchronous Message Exchange
  ☆11Feb 3, 2026Updated 3 weeks ago
• torfbolt / PyDAQFlex

  View on GitHub
  Python implementation of Measurement Computing's DAQFlex command framework
  ☆15Dec 12, 2014Updated 11 years ago
• MrBlueXav / USB_host_HID_demo

  View on GitHub
  USB HID host demo for STM32F4 Discovery : gcc + make
  ☆12Jan 28, 2013Updated 13 years ago
• circuitgraph / logiclocking

  View on GitHub
  Lock circuitgraphs using various logic locking techniques
  ☆11May 2, 2023Updated 2 years ago
• casper-astro / hdl_devel

  View on GitHub
  A new CASPER toolflow based on an HDL primitives library
  ☆17Apr 11, 2012Updated 13 years ago
• DigilentInc / vivado-library

  View on GitHub
  ☆38Feb 14, 2018Updated 8 years ago
• dnhkng / POCKET-LAMP

  View on GitHub
  PCR-LAMP Diagnostic Device
  ☆11Sep 2, 2020Updated 5 years ago
• enjoy-digital / daisho

  View on GitHub
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆101Oct 3, 2019Updated 6 years ago
• linuxbest / ahci_mpi

  View on GitHub
  an sata controller using smallest resource.
  ☆17Feb 5, 2014Updated 12 years ago
• jeroendoggen / Arduino-TestSuite

  View on GitHub
  Arduino TestSuite to automate Arduino unit tests
  ☆16Jun 10, 2014Updated 11 years ago
• cornelisnetworks / opa-fm

  View on GitHub
  ☆10Feb 25, 2025Updated last year
• antmicro / arty-expansion-board

  View on GitHub
  IO expansion board compatible with Digilent Arty A7
  ☆11Aug 7, 2023Updated 2 years ago
• klasnordmark / openlane-examples

  View on GitHub
  Examples from the Openlane repository, adapted as Fusesoc cores
  ☆12May 18, 2021Updated 4 years ago
• enjoy-digital / litesata_axiom

  View on GitHub
  ☆13Feb 8, 2021Updated 5 years ago
• GENIVI / hmi-layout-gdp

  View on GitHub
  ☆12Jun 4, 2018Updated 7 years ago
• igor-krawczuk / agilentpyvisa

  View on GitHub
  A WIP library to control B1500 and similar testers via the VISA protocol, built on pyvisa
  ☆11Nov 4, 2016Updated 9 years ago
• rcarbone / kbench

  View on GitHub
  kbench is a test suite to benchmark several hash table implementations heavily based on Heng Li's udb
  ☆12Jan 8, 2018Updated 8 years ago
• junmo-sung / hb-cb-design-ordering

  View on GitHub
  [ICNC 2020] Hybrid Beamformer Codebook Design and Ordering for Compressive mmWave Channel Estimation
  ☆10Jul 26, 2019Updated 6 years ago
• fpgadeveloper / ethernet-fmc-network-tap

  View on GitHub
  Network Tap based on the ZedBoard and Ethernet FMC
  ☆15Updated this week
• Ritu-Kundu / Superbubbles

  View on GitHub
  SUPBUB is a tool that, in linear time, finds out superbubbles(special graph-structures) in a directed graph.
  ☆12Sep 19, 2019Updated 6 years ago
• r2t2sdr / r2t2

  View on GitHub
  SDR-Transceiver
  ☆10Dec 30, 2019Updated 6 years ago
• PrincetonUniversity / intro_debugging

  View on GitHub
  ☆17Jan 15, 2026Updated last month
• qingyangqing / quantized-rram-net

  View on GitHub
  Quantized training method for RRAM-based systems.
  ☆12Sep 24, 2018Updated 7 years ago
• stencila / py

  View on GitHub
  Stencila for Python
  ☆17Aug 3, 2018Updated 7 years ago
• wsong83 / Asynchronous-Verilog-Synthesiser

  View on GitHub
  Synthesiser for Asynchronous Verilog Language
  ☆20Oct 29, 2014Updated 11 years ago
• eva-cam / EvaCAM

  View on GitHub
  ☆12Apr 6, 2025Updated 10 months ago
• cornelisnetworks / opa-ff

  View on GitHub
  ☆10Dec 20, 2024Updated last year