☆12Mar 9, 2018Updated 7 years ago
Alternatives and similar repositories for Genesys2
Users that are interested in Genesys2 are comparing it to the libraries listed below
Sorting:
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- A fork of gr-osmosdr supporting the FreeSRP☆21Apr 19, 2017Updated 8 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Triple Modular Redundancy☆29Sep 4, 2019Updated 6 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆29Nov 9, 2015Updated 10 years ago
- JESD204B core for Migen/MiSoC☆35May 5, 2021Updated 4 years ago
- ☆30Oct 20, 2015Updated 10 years ago
- ☆13Oct 20, 2020Updated 5 years ago
- Webinar – Creating a Hardware Abstraction Layer in LabVIEW☆38Nov 11, 2023Updated 2 years ago
- LabVIEW control for BEC experiments☆12Aug 6, 2019Updated 6 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- Sayma AMC/RTM issue tracker☆43Oct 5, 2018Updated 7 years ago
- Synchronous Message Exchange☆11Feb 3, 2026Updated 3 weeks ago
- Python implementation of Measurement Computing's DAQFlex command framework☆15Dec 12, 2014Updated 11 years ago
- USB HID host demo for STM32F4 Discovery : gcc + make☆12Jan 28, 2013Updated 13 years ago
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 2 years ago
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 13 years ago
- ☆38Feb 14, 2018Updated 8 years ago
- PCR-LAMP Diagnostic Device☆11Sep 2, 2020Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆101Oct 3, 2019Updated 6 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Arduino TestSuite to automate Arduino unit tests☆16Jun 10, 2014Updated 11 years ago
- ☆10Feb 25, 2025Updated last year
- IO expansion board compatible with Digilent Arty A7☆11Aug 7, 2023Updated 2 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- ☆12Jun 4, 2018Updated 7 years ago
- A WIP library to control B1500 and similar testers via the VISA protocol, built on pyvisa☆11Nov 4, 2016Updated 9 years ago
- kbench is a test suite to benchmark several hash table implementations heavily based on Heng Li's udb☆12Jan 8, 2018Updated 8 years ago
- [ICNC 2020] Hybrid Beamformer Codebook Design and Ordering for Compressive mmWave Channel Estimation☆10Jul 26, 2019Updated 6 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15Updated this week
- SUPBUB is a tool that, in linear time, finds out superbubbles(special graph-structures) in a directed graph.☆12Sep 19, 2019Updated 6 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- ☆17Jan 15, 2026Updated last month
- Quantized training method for RRAM-based systems.☆12Sep 24, 2018Updated 7 years ago
- Stencila for Python☆17Aug 3, 2018Updated 7 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- ☆12Apr 6, 2025Updated 10 months ago
- ☆10Dec 20, 2024Updated last year