Digilent/Genesys2 external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Digilent/Genesys2

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Digilent/Genesys2)

Close

Digilent / Genesys2View on GitHubMore

• External links
• Readme badge

☆12Mar 9, 2018Updated 8 years ago

Alternatives and similar repositories for Genesys2

Users that are interested in Genesys2 are comparing it to the libraries listed below

• bg3mdo / plutoSDR_fmstereo_offlinedemod

  View on GitHub
  PlutoSDR GNURadio WFM stereo demodulation, and using PlutoSDR as standalone radio with customised Firmware
  ☆13Feb 18, 2021Updated 5 years ago
• m-labs / jesd204b

  View on GitHub
  JESD204B core for Migen/MiSoC
  ☆36May 5, 2021Updated 4 years ago
• FernandoGuiomar / CPR_VHDL

  View on GitHub
  VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems
  ☆16Dec 6, 2020Updated 5 years ago
• shzhxh / computer_knowledge_notes

  View on GitHub
  计算机相关知识的笔记
  ☆11Sep 20, 2022Updated 3 years ago
• vguerra1987 / optical-wireless-communication

  View on GitHub
  Scripts, classes and functions related to Optical Wireless Communication
  ☆15May 18, 2020Updated 5 years ago
• istar0me / linux-note

  View on GitHub
  ☆13Oct 20, 2020Updated 5 years ago
• twlostow / urv-core

  View on GitHub
  uRV RISC-V core
  ☆19Sep 29, 2015Updated 10 years ago
• fpgadeveloper / ethernet-fmc-network-tap

  View on GitHub
  Network Tap based on the ZedBoard and Ethernet FMC
  ☆15Mar 13, 2026Updated last week
• PlutoSDR / dump1090

  View on GitHub
  Dump1090 is a simple Mode S decoder for PlutoSDR devices
  ☆18Sep 7, 2017Updated 8 years ago
• m-labs / microscope

  View on GitHub
  Finding the bacteria in rotting FPGA designs.
  ☆14Dec 28, 2020Updated 5 years ago
• comparch-security / chipyard-random-llc

  View on GitHub
  A Rocket-Chip with a Dynamically Randomized LLC
  ☆13Sep 18, 2024Updated last year
• ThalesGroup / TMR

  View on GitHub
  Triple Modular Redundancy
  ☆30Sep 4, 2019Updated 6 years ago
• PrincetonUniversity / intro_debugging

  View on GitHub
  ☆17Jan 15, 2026Updated 2 months ago
• enjoy-digital / litesata_axiom

  View on GitHub
  ☆13Feb 8, 2021Updated 5 years ago
• wlmnzf / CPU

  View on GitHub
  《CPU自制入门》源码
  ☆19Aug 6, 2017Updated 8 years ago
• abhilash12iec002 / Modelling-and-Analysis-of-Polarization-Noise-in-VCSEL

  View on GitHub
  Previous researches have provided mathematical models of vertical cavity surface emitting LASER’s (VCSEL’s) that evaluated the effect of …
  ☆12Oct 23, 2020Updated 5 years ago
• milovanovic / sdf-fft

  View on GitHub
  A Single-path Delay Feedback FFT Generator
  ☆13Mar 20, 2024Updated 2 years ago
• takeshineshiro / fpga_fibre_scan

  View on GitHub
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆30Nov 9, 2015Updated 10 years ago
• amaranth-farm / adat-core

  View on GitHub
  FPGA implementation of an ADAT receiver/transmitter using amaranth HDL
  ☆13Sep 17, 2024Updated last year
• LiYan1988 / simulations-fiber

  View on GitHub
  ☆18Jul 20, 2019Updated 6 years ago
• ApocalyVec / mmWaveGesture

  View on GitHub
  ☆12Feb 21, 2020Updated 6 years ago
• takeshineshiro / utrasound_mobile_fpga

  View on GitHub
  fpga for utrasound mobile device
  ☆13Aug 10, 2015Updated 10 years ago
• VxTeemo / NUEDC2019-D

  View on GitHub
  2019年全国大学生电子设计竞赛 D题 简易电路特性测试仪
  ☆13Nov 26, 2025Updated 3 months ago
• Digilent / Eclypse-Z7

  View on GitHub
  ☆21Jan 3, 2026Updated 2 months ago
• rabbitproto / glowing-carrot

  View on GitHub
  ☆30Oct 20, 2015Updated 10 years ago
• circuitvalley / PE1005_USB3_camera

  View on GitHub
  Source and Hardware file of PE1005S camera Module interfacing with Cypress FX3 USB 3.0
  ☆20Feb 9, 2020Updated 6 years ago
• thoste / FPGA-video-scaler

  View on GitHub
  FPGA video scaler running on Intel Arria 10
  ☆12May 28, 2019Updated 6 years ago
• vineel49 / mlse

  View on GitHub
  Maximum likelihood sequence estimation (MLSE) using the Viterbi algorithm
  ☆18Feb 5, 2021Updated 5 years ago
• FreeSRP / gr-osmosdr

  View on GitHub
  A fork of gr-osmosdr supporting the FreeSRP
  ☆21Apr 19, 2017Updated 8 years ago
• riscv-mcu / GD32VF103_DataSheets

  View on GitHub
  The directory to save GD32VF103 DataSheets
  ☆18Oct 31, 2020Updated 5 years ago
• amaranth-farm / deca-usb2-audio-interface

  View on GitHub
  Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface
  ☆22Feb 28, 2022Updated 4 years ago
• PA7T / sdr_wspr

  View on GitHub
  RedPitaya application: Software Defined Radio (SDR) for an 8-channel WSPR receiver.
  ☆10Jan 29, 2018Updated 8 years ago
• enjoy-digital / daisho

  View on GitHub
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆102Oct 3, 2019Updated 6 years ago
• rprinz08 / arty-s7-multinic

  View on GitHub
  ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface
  ☆18Dec 23, 2020Updated 5 years ago
• sinara-hw / sinara

  View on GitHub
  Sayma AMC/RTM issue tracker
  ☆43Oct 5, 2018Updated 7 years ago
• dnhkng / POCKET-LAMP

  View on GitHub
  PCR-LAMP Diagnostic Device
  ☆11Sep 2, 2020Updated 5 years ago
• bunnie / netv2-fpga-basic-overlay

  View on GitHub
  Vivado design for basic NeTV2 FPGA with chroma-based overlay
  ☆20Dec 24, 2016Updated 9 years ago
• kowsyap / Physical-Design-and-Verification-of-DPRAM-using-SV-UVM-and-Semi-Custom-Design

  View on GitHub
  Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…
  ☆30Nov 21, 2020Updated 5 years ago
• Brent-Kuhn / awr1642_dca1000

  View on GitHub
  This is a library for reading raw data over udp from Texas Instruments AWR1642 sent via Texas Instruments DCA1000 FPGA device
  ☆13Aug 8, 2019Updated 6 years ago