☆12Mar 9, 2018Updated 8 years ago
Alternatives and similar repositories for Genesys2
Users that are interested in Genesys2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PlutoSDR GNURadio WFM stereo demodulation, and using PlutoSDR as standalone radio with customised Firmware☆13Feb 18, 2021Updated 5 years ago
- JESD204B core for Migen/MiSoC☆36May 5, 2021Updated 5 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- 计算机相关知识的笔记☆11Sep 20, 2022Updated 3 years ago
- Scripts, classes and functions related to Optical Wireless Communication☆15May 18, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆13Oct 20, 2020Updated 5 years ago
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15May 12, 2026Updated last week
- Dump1090 is a simple Mode S decoder for PlutoSDR devices☆18Sep 7, 2017Updated 8 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- ☆16Jan 15, 2026Updated 4 months ago
- ☆13Feb 8, 2021Updated 5 years ago
- 《CPU自制 入门》源码☆19Aug 6, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Previous researches have provided mathematical models of vertical cavity surface emitting LASER’s (VCSEL’s) that evaluated the effect of …☆12Oct 23, 2020Updated 5 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆31Nov 9, 2015Updated 10 years ago
- A Single-path Delay Feedback FFT Generator☆14Mar 20, 2024Updated 2 years ago
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated last year
- A Rocket-Chip with a Dynamically Randomized LLC☆14Sep 18, 2024Updated last year
- ☆18Jul 20, 2019Updated 6 years ago
- ☆12Feb 21, 2020Updated 6 years ago
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- 2019年全国大学生电子设计竞赛 D题 简易电路特性测试仪☆14Nov 26, 2025Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆21Jan 3, 2026Updated 4 months ago
- ☆30Oct 20, 2015Updated 10 years ago
- Source and Hardware file of PE1005S camera Module interfacing with Cypress FX3 USB 3.0☆22Feb 9, 2020Updated 6 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 6 years ago
- Maximum likelihood sequence estimation (MLSE) using the Viterbi algorithm☆17Feb 5, 2021Updated 5 years ago
- A fork of gr-osmosdr supporting the FreeSRP☆21Apr 19, 2017Updated 9 years ago
- The directory to save GD32VF103 DataSheets☆18Oct 31, 2020Updated 5 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- RedPitaya application: Software Defined Radio (SDR) for an 8-channel WSPR receiver.☆10Jan 29, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Test of the USB3 IP Core from Daisho on a Xilinx device☆104Oct 3, 2019Updated 6 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- Sayma AMC/RTM issue tracker☆43Oct 5, 2018Updated 7 years ago
- PCR-LAMP Diagnostic Device☆11Sep 2, 2020Updated 5 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆29Nov 21, 2020Updated 5 years ago
- This is a library for reading raw data over udp from Texas Instruments AWR1642 sent via Texas Instruments DCA1000 FPGA device☆13Aug 8, 2019Updated 6 years ago