Alternatives and similar repositories for riscv-core

Users that are interested in riscv-core are comparing it to the libraries listed below

• VedantParanjape / idf-notes-sra
  https://ve0x10.in/idf-notes-sra/
  ☆12Updated 5 years ago
• Jamm02 / Wall-E-WiFi-Controlled-Bot
  ☆1Updated 4 years ago
• SRA-VJTI / Delta2021
  ☆17Updated 3 years ago
• BeagleWire / BeagleWire
  This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/
  ☆11Updated 3 years ago
• SRA-VJTI / blog
  Blog for SRA-VJTI
  ☆15Updated this week
• SRA-VJTI / Dimensions-v1.0
  CAD workshop focusing on SOLIDWORKS
  ☆16Updated 3 years ago
• SAtacker / bb-config
  Configure your beagle device
  ☆43Updated 2 years ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆78Updated last year
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆12Updated 3 years ago
• digital-design-hq / Digital-Resources
  ☆59Updated 3 years ago
• siddharth23-8 / 32-bit-RISC-V-Cpu-Core
  ☆33Updated 3 years ago
• georgeyhere / Toast-RV32i
  Pipelined RISC-V RV32I Core in Verilog
  ☆38Updated 2 years ago
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆90Updated 4 months ago
• SRA-VJTI / embedded-systems-study-group
  Notes and Assignments of embedded systems study group
  ☆81Updated last year
• olofk / fusesocotb
  Quick'n'dirty FuseSoC+cocotb example
  ☆18Updated 7 months ago
• hamsternz / simple-riscv
  A simple three-stage RISC-V CPU
  ☆24Updated 4 years ago
• mattvenn / caravel_user_project
  Zero to ASIC group submission for MPW2
  ☆13Updated 3 months ago
• DeepYNet / Deepfake_Inference_On_VCK5000
  Accelerating Deepfake Inference using VCK5000 AI Inference Card
  ☆32Updated 2 years ago
• dhairyashah1 / USBee32-S2
  ☆30Updated 3 years ago
• harshbhosale01 / image-processing-fpga
  Image processing on FPGA using verilog
  ☆23Updated 2 years ago
• SRA-VJTI / sra-board-hardware-design
  ESP32-based Development Board for Robotics and Embedded Applications
  ☆71Updated 3 weeks ago
• platformio / platform-shakti
  Shakti: development platform for PlatformIO
  ☆31Updated 3 years ago
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆81Updated 3 months ago
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆41Updated 5 months ago
• hdl-util / sdram-controller
  Generic FPGA SDRAM controller, originally made for AS4C4M16SA
  ☆81Updated 4 years ago
• mattvenn / flipflop_demo
  Flip flop setup, hold & metastability explorer tool
  ☆36Updated 2 years ago
• iamrk-vlsi / RISC-V-MYTH-Workshop
  5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !
  ☆12Updated 3 years ago
• stnolting / riscv-debug-dtm
  🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.
  ☆26Updated 2 years ago
• splinedrive / i2c_oled_fpga_bresenham
  i2c fpga oled sdd1306 bresenham implementation
  ☆13Updated 4 years ago
• spider-tronix / VLSI
  RISC V core implementation using Verilog.
  ☆26Updated 4 years ago