Alternatives and similar repositories for riscv-core:

Users that are interested in riscv-core are comparing it to the libraries listed below

• VedantParanjape / idf-notes-sra
  https://ve0x10.in/idf-notes-sra/
  ☆11Updated 4 years ago
• BeagleWire / BeagleWire
  This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/
  ☆11Updated 3 years ago
• siddharth23-8 / 32-bit-RISC-V-Cpu-Core
  ☆32Updated 3 years ago
• SRA-VJTI / blog
  Blog for SRA-VJTI
  ☆14Updated 8 months ago
• Jamm02 / Wall-E-WiFi-Controlled-Bot
  ☆1Updated 3 years ago
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆12Updated 3 years ago
• SRA-VJTI / Delta2021
  ☆17Updated 3 years ago
• SRA-VJTI / Dimensions-v1.0
  CAD workshop focusing on SOLIDWORKS
  ☆16Updated 3 years ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆72Updated last year
• SAtacker / bb-config
  Configure your beagle device
  ☆43Updated 2 years ago
• Jamm02 / esp32-audio-router
  audio router using esp32
  ☆10Updated 3 years ago
• DeepYNet / Deepfake_Inference_On_VCK5000
  Accelerating Deepfake Inference using VCK5000 AI Inference Card
  ☆32Updated 2 years ago
• harshbhosale01 / image-processing-fpga
  Image processing on FPGA using verilog
  ☆21Updated 2 years ago
• stevehoover / makerchip_examples
  ☆17Updated 3 weeks ago
• SRA-VJTI / embedded-systems-study-group
  Notes and Assignments of embedded systems study group
  ☆81Updated last year
• georgeyhere / Toast-RV32i
  Pipelined RISC-V RV32I Core in Verilog
  ☆38Updated last year
• sifferman / fusesoc_template
  Example of how to get started with olofk/fusesoc.
  ☆17Updated 3 years ago
• VedantParanjape / simpPRU
  Intuitive language for PRU which compiles down to PRU C
  ☆69Updated 6 months ago
• olofk / fusesocotb
  Quick'n'dirty FuseSoC+cocotb example
  ☆18Updated 4 months ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆78Updated this week
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆39Updated last month
• BalaDhinesh / Accelerating_Standard_and_Modified_AES128
  Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms
  ☆25Updated 3 years ago
• zeeshanrafique23 / mdu
  M-extension for RISC-V cores.
  ☆29Updated 4 months ago
• stnolting / riscv-gcc-prebuilt
  📦 Prebuilt RISC-V GCC toolchains for x64 Linux.
  ☆100Updated last month
• alaasal / GPCore
  This is the base repo for our graduation project in AlexU 21
  ☆28Updated 3 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆62Updated 2 weeks ago
• ATaylorCEngFIET / Xilinx_BootCamp
  Slides and material for Xilinx bootcamp
  ☆20Updated 3 years ago
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆72Updated this week
• vfinotti / cortex-m0-soft-microcontroller
  Soft-microcontroller implementation of an ARM Cortex-M0
  ☆25Updated 5 years ago
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆77Updated 3 weeks ago