jaopaulolc / KernelFaRerLinks
KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls
☆10Updated 4 months ago
Alternatives and similar repositories for KernelFaRer
Users that are interested in KernelFaRer are comparing it to the libraries listed below
Sorting:
- Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations☆18Updated 3 weeks ago
- A debugger to detect and diagnose numerical errors in floating point programs☆12Updated 3 years ago
- outline and links for PLDI 2022 tutorial☆17Updated 3 years ago
- Retargetable ML compilers for the twenty-first century!☆13Updated 2 months ago
- A translation validation framework for MLIR☆87Updated 3 months ago
- A multicore microprocessor test harness for measuring interference☆14Updated 5 years ago
- Embedded Universal DSL: a good DSL for us, by us☆40Updated this week
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated this week
- UB-aware interpreter for LLVM debugging☆29Updated 3 weeks ago
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆15Updated last year
- RTLCheck☆22Updated 6 years ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆15Updated 2 years ago
- BTOR2 MLIR project☆26Updated last year
- ☆40Updated 2 weeks ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 7 months ago
- Interprocedural Basic Block Code Layout Optimization☆18Updated 6 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- A program synthesis framework for verified lifting applications☆54Updated last month
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- ☆30Updated 2 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- A minimal (really) out-of-tree MLIR example☆44Updated last month
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆75Updated this week
- Verilog AST☆21Updated last year
- ☆10Updated 4 years ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Updated 8 years ago
- work in progress, playing around with btor2 in rust☆11Updated 2 weeks ago
- Ocolos is the first online code layout optimization system for unmodified applications written in unmanaged languages.☆52Updated 2 weeks ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆56Updated this week