jaopaulolc / KernelFaRerLinks
KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls
☆12Updated 2 months ago
Alternatives and similar repositories for KernelFaRer
Users that are interested in KernelFaRer are comparing it to the libraries listed below
Sorting:
- A translation validation framework for MLIR☆89Updated 7 months ago
- A debugger to detect and diagnose numerical errors in floating point programs☆12Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 2 months ago
- Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations☆19Updated 3 weeks ago
- outline and links for PLDI 2022 tutorial☆17Updated 3 years ago
- Embedded Universal DSL: a good DSL for us, by us☆55Updated this week
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- ☆40Updated 3 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated 2 weeks ago
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆16Updated last year
- A program synthesis framework for verified lifting applications☆57Updated 5 months ago
- UB-aware interpreter for LLVM debugging☆31Updated last month
- A verification tool for many memory models☆104Updated this week
- Iodine: Verifying Constant-Time Execution of Hardware☆14Updated 4 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆110Updated 3 months ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 6 years ago
- Updated C version of the Test Suite for Vectorising Compilers☆70Updated last year
- BTOR2 MLIR project☆26Updated last year
- RTLCheck☆23Updated 7 years ago
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 5 years ago
- A multicore microprocessor test harness for measuring interference☆14Updated 5 years ago
- ☆31Updated 2 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆81Updated last week
- ☆20Updated 5 years ago
- Interprocedural Basic Block Code Layout Optimization☆18Updated 6 years ago
- CHERI-RISC-V model written in Sail☆65Updated 4 months ago
- ☆18Updated last year
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- Website for CS 265☆31Updated 10 months ago
- Memory consistency model checking and test generation library.☆15Updated 9 years ago