jaopaulolc / KernelFaRerLinks
KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls
☆11Updated 4 months ago
Alternatives and similar repositories for KernelFaRer
Users that are interested in KernelFaRer are comparing it to the libraries listed below
Sorting:
- Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations☆18Updated last month
- A debugger to detect and diagnose numerical errors in floating point programs☆12Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 8 months ago
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated 3 weeks ago
- A translation validation framework for MLIR☆88Updated 4 months ago
- A multicore microprocessor test harness for measuring interference☆14Updated 5 years ago
- compiling DSLs to high-level hardware instructions☆23Updated 2 years ago
- Embedded Universal DSL: a good DSL for us, by us☆42Updated this week
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆15Updated last year
- outline and links for PLDI 2022 tutorial☆17Updated 3 years ago
- Retargetable ML compilers for the twenty-first century!☆13Updated 3 months ago
- Rigorous Floating-Point Mixed-Precision Tuner☆15Updated 5 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆70Updated 2 weeks ago
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- A program synthesis framework for verified lifting applications☆54Updated 2 months ago
- BTOR2 MLIR project☆26Updated last year
- ☆30Updated 2 years ago
- RTLCheck☆22Updated 6 years ago
- ☆40Updated 3 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Updated 8 years ago
- Interprocedural Basic Block Code Layout Optimization☆18Updated 6 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- COATCheck☆13Updated 6 years ago
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆15Updated 2 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆76Updated this week
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 5 years ago
- ☆19Updated 10 years ago
- UB-aware interpreter for LLVM debugging☆29Updated last week
- Towards Sound Reassembly of Modern x86-64 Binaries (ASPLOS'25)☆16Updated 4 months ago