jaopaulolc / KernelFaRerLinks
KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls
☆12Updated 5 months ago
Alternatives and similar repositories for KernelFaRer
Users that are interested in KernelFaRer are comparing it to the libraries listed below
Sorting:
- Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations☆20Updated 3 months ago
- A debugger to detect and diagnose numerical errors in floating point programs☆12Updated 3 years ago
- A translation validation framework for MLIR☆92Updated 10 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 5 months ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- Embedded Universal DSL: a good DSL for us, by us☆66Updated this week
- BTOR2 MLIR project☆26Updated 2 years ago
- outline and links for PLDI 2022 tutorial☆17Updated 3 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Updated 4 years ago
- Rigorous Floating-Point Mixed-Precision Tuner☆17Updated 5 years ago
- RTLCheck☆25Updated 7 years ago
- Retargetable ML compilers for the twenty-first century!☆13Updated 9 months ago
- CUDAAdvisor: a GPU profiling tool☆51Updated 7 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆22Updated 2 weeks ago
- A program synthesis framework for verified lifting applications☆61Updated 8 months ago
- UB-aware interpreter for LLVM debugging☆43Updated 3 weeks ago
- A multicore microprocessor test harness for measuring interference☆14Updated 5 years ago
- Memory consistency model checking and test generation library.☆16Updated 9 years ago
- ☆42Updated 4 years ago
- A minimal (really) out-of-tree MLIR example☆46Updated 5 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆92Updated last month
- CERE: Codelet Extractor and REplayer☆40Updated 2 years ago
- Interprocedural Basic Block Code Layout Optimization☆18Updated 7 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆84Updated last week
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 5 years ago
- ☆41Updated 4 months ago
- ☆19Updated 11 years ago
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆18Updated 3 years ago
- ☆31Updated 3 years ago
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆15Updated 2 years ago