PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches
☆18Dec 14, 2025Updated 10 months ago
Alternatives and similar repositories for pycachegen
Users that are interested in pycachegen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- CoreSmith is a Prompt to GDS Agentic Flow☆50Updated this week
- SystemVerilog file list pruner☆19Oct 19, 2026Updated last week
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- HeiChips 2026 LibreLane Workshop☆16Aug 7, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- FPGA systolic array AI engine☆38Jan 2, 2026Updated 9 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A progressive course in digital design and verification covering UART, SPI, and I²C — from specification and RTL through UVM-based verifi…☆20May 30, 2026Updated 5 months ago
- Fixed point math library for SystemVerilog☆45Nov 14, 2024Updated last year
- ☆13Jul 3, 2020Updated 6 years ago
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Updated this week
- ☆35Nov 6, 2024Updated last year
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆44May 30, 2026Updated 5 months ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 9 months ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆53Jul 22, 2026Updated 3 months ago
- High Assurance Cryptography☆17Updated this week
- ☆22Oct 12, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆38Oct 23, 2024Updated 2 years ago
- Universal Memory Interface (UMI)☆171Updated this week
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- ☆16May 11, 2022Updated 4 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- WIP USB host abstraction for embedded targets☆12Nov 18, 2023Updated 2 years ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Oct 17, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆49Oct 23, 2026Updated last week
- OpenSilicon enables DIY semiconductor fabrication with open-source guides for building IC equipment at home. The project includes BOMs, 3…☆51Jun 30, 2026Updated 4 months ago
- ☆21Sep 14, 2026Updated last month
- A basic -- but hopefully realistic -- pynvim rplugin example for demonstration / documentation purpose☆11Dec 10, 2022Updated 3 years ago
- A Full open-source/Full with Python/ interactive course for all who like to know "What are Communication Circuits?" from scratch to basic…☆12Jan 14, 2024Updated 2 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated 2 years ago
- CATCH 1.0, Initial full release of CATCH cost model.☆21Mar 3, 2026Updated 7 months ago