PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches
☆18Dec 14, 2025Updated 7 months ago
Alternatives and similar repositories for pycachegen
Users that are interested in pycachegen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CoreSmith is a Prompt to GDS Agentic Flow☆35Updated this week
- SystemVerilog file list pruner☆18Aug 2, 2026Updated last week
- FPGA systolic array AI engine☆36Jan 2, 2026Updated 7 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Fixed point math library for SystemVerilog☆45Nov 14, 2024Updated last year
- ☆35Nov 6, 2024Updated last year
- ☆19Updated this week
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆38May 30, 2026Updated 2 months ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆48Jul 22, 2026Updated 2 weeks ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Jul 31, 2026Updated last week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆59Nov 16, 2023Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆17May 22, 2024Updated 2 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆27Jan 24, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Automatic SystemVerilog linting in github actions with the help of Verible☆38Oct 23, 2024Updated last year
- Replace Tcl scripting with Python☆18Apr 3, 2026Updated 4 months ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Jul 9, 2026Updated last month
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 3 years ago
- CATCH 1.0, Initial full release of CATCH cost model.☆19Mar 3, 2026Updated 5 months ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- OpenSilicon enables DIY semiconductor fabrication with open-source guides for building IC equipment at home. The project includes BOMs, 3…☆41Jun 30, 2026Updated last month
- Primitives for GF180MCU provided by GlobalFoundries.☆58Aug 28, 2023Updated 2 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Library of FPGA architectures☆34Aug 3, 2026Updated last week
- ☆22Aug 3, 2026Updated last week
- A Full open-source/Full with Python/ interactive course for all who like to know "What are Communication Circuits?" from scratch to basic…☆12Jan 14, 2024Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆53May 20, 2026Updated 2 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Updated this week
- A parser for PTX 6.5☆13Jun 19, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Example of using a eurorack-pmod as an 8-channel (4in + 4out) USB sound card, based on the LUNA project.☆13Nov 18, 2025Updated 8 months ago
- PDK for 2nm Technology Node☆29Jul 18, 2026Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- WIP USB host abstraction for embedded targets☆12Nov 18, 2023Updated 2 years ago
- All Digital Phase-Locked Loop (ADPLL)☆38Jan 16, 2024Updated 2 years ago
- A basic -- but hopefully realistic -- pynvim rplugin example for demonstration / documentation purpose☆11Dec 10, 2022Updated 3 years ago
- The SoC for the introduction to chip design course spring 2026☆19May 22, 2026Updated 2 months ago