PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches
☆17Dec 14, 2025Updated 7 months ago
Alternatives and similar repositories for pycachegen
Users that are interested in pycachegen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CoreSmith is a Prompt to GDS Agentic Flow☆30Jun 2, 2026Updated last month
- ☆18Oct 26, 2025Updated 8 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated 3 weeks ago
- FPGA systolic array AI engine☆37Jan 2, 2026Updated 6 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Fixed point math library for SystemVerilog☆45Nov 14, 2024Updated last year
- ☆35Nov 6, 2024Updated last year
- ☆19Jul 9, 2026Updated last week
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆16May 22, 2024Updated 2 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆25Jan 24, 2026Updated 5 months ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆38Oct 23, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Jul 9, 2026Updated last week
- Replace Tcl scripting with Python☆18Apr 3, 2026Updated 3 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 2 years ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 3 months ago
- CATCH 1.0, Initial full release of CATCH cost model.☆19Mar 3, 2026Updated 4 months ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- A modular hardware abstraction library☆54Jul 8, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- OpenSilicon enables DIY semiconductor fabrication with open-source guides for building IC equipment at home. The project includes BOMs, 3…☆41Jun 30, 2026Updated 3 weeks ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆58Aug 28, 2023Updated 2 years ago
- Library of FPGA architectures☆33Jun 29, 2026Updated 3 weeks ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- ☆21Updated this week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆51May 20, 2026Updated 2 months ago
- A Full open-source/Full with Python/ interactive course for all who like to know "What are Communication Circuits?" from scratch to basic…☆12Jan 14, 2024Updated 2 years ago
- A parser for PTX 6.5☆13Jun 19, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Example of using a eurorack-pmod as an 8-channel (4in + 4out) USB sound card, based on the LUNA project.☆13Nov 18, 2025Updated 8 months ago
- PDK for 2nm Technology Node☆23Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆122Apr 1, 2024Updated 2 years ago
- All Digital Phase-Locked Loop (ADPLL)☆38Jan 16, 2024Updated 2 years ago
- WIP USB host abstraction for embedded targets☆12Nov 18, 2023Updated 2 years ago
- A basic -- but hopefully realistic -- pynvim rplugin example for demonstration / documentation purpose☆11Dec 10, 2022Updated 3 years ago
- The SoC for the introduction to chip design course spring 2026☆18May 22, 2026Updated last month