BaseJump Open-Source Hardware Accelerator Packages and Sockets
☆12Jul 7, 2025Updated last year
Alternatives and similar repositories for bsg_packaging
Users that are interested in bsg_packaging are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- fakeram generator for use by researchers who do not have access to commercial ram generators☆46Jan 13, 2023Updated 3 years ago
- SHA3-256 MINER CORE☆14Aug 30, 2020Updated 6 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆16Sep 16, 2026Updated last month
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- mRNA☆27Mar 16, 2021Updated 5 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆10Nov 2, 2023Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- Interchange formats for chip design.☆40Feb 15, 2026Updated 8 months ago
- The STM32F3-Discovery USB example, modified for compilation with GCC. This implements a USB Joystick using the accelerometers☆19Jul 16, 2013Updated 13 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆39Jun 17, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- RISC-V GPGPU☆40Mar 6, 2020Updated 6 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Oct 13, 2023Updated 3 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 9 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆30Sep 28, 2026Updated 3 weeks ago
- ☆21Oct 28, 2024Updated last year
- GNU toolchain for RISC-V, including GCC☆16Apr 28, 2026Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Aug 17, 2026Updated 2 months ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆24Aug 10, 2023Updated 3 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 8 months ago
- PAST SHORT COURSES AND TUTORIALS FROM ISSCC.☆19Apr 7, 2024Updated 2 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 11 months ago