FaresMehanna / JPEG-1992-lossless-encoder-coreLinks
☆12Updated 6 years ago
Alternatives and similar repositories for JPEG-1992-lossless-encoder-core
Users that are interested in JPEG-1992-lossless-encoder-core are comparing it to the libraries listed below
Sorting:
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 5 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated this week
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last week
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Updated 7 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- nextpnr portable FPGA place and route tool☆11Updated 5 years ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- AXI support for Migen/MiSoC☆28Updated 7 months ago
- DDR3 controller for nMigen (WIP)☆14Updated 2 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 7 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago
- Use ECP5 JTAG port to interact with user design☆33Updated 4 years ago
- rust ftdi ft60x libusb driver☆16Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Updated last year
- Wishbone bridge over SPI☆11Updated 6 years ago
- ☆63Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 6 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last month
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- ☆44Updated 10 months ago