FaresMehanna / JPEG-1992-lossless-encoder-coreLinks
☆12Updated 5 years ago
Alternatives and similar repositories for JPEG-1992-lossless-encoder-core
Users that are interested in JPEG-1992-lossless-encoder-core are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable SPI core☆42Updated 3 weeks ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆44Updated 2 months ago
- There are many RISC V projects on iCE40. This one is mine.☆15Updated 5 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Updated 6 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆11Updated 6 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- ☆20Updated 3 years ago
- Small footprint and configurable video cores (Deprecated)☆71Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- nextpnr portable FPGA place and route tool☆12Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Updated 6 years ago
- MIPI testing with LiteX on CrossLink-NX☆13Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 3 weeks ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆22Updated 7 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Industry standard I/O for nMigen☆12Updated 5 years ago
- rust ftdi ft60x libusb driver☆17Updated 4 years ago