jaijeet / MAPPView external linksLinks
The Berkeley Model and Algorithm Prototyping Platform
☆22Dec 15, 2024Updated last year
Alternatives and similar repositories for MAPP
Users that are interested in MAPP are comparing it to the libraries listed below
Sorting:
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- Verilog-A simulation models☆92Oct 29, 2025Updated 3 months ago
- OpenVAF revived by community☆21Jul 21, 2025Updated 6 months ago
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- ☆26Dec 4, 2025Updated 2 months ago
- An innovative Verilog-A compiler☆180Aug 20, 2024Updated last year
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 6 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Apr 19, 2022Updated 3 years ago
- Files for Advanced Integrated Circuits☆36Jan 17, 2026Updated 3 weeks ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Jun 24, 2022Updated 3 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆14Jul 21, 2022Updated 3 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated last month
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated last week
- awesome-Analog-IC-Design-Automation☆46Apr 19, 2023Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Jan 20, 2023Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆39Jun 10, 2021Updated 4 years ago
- SKY130 SRAM macros generated by SRAM 22☆18Aug 19, 2025Updated 5 months ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 2 years ago
- ☆17Dec 10, 2018Updated 7 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated last year
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- The Xyce™ Parallel Electronic Simulator☆113Jan 26, 2026Updated 2 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆62Jan 13, 2025Updated last year
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- gnucap mirror (read only)☆31Updated this week
- This repository is archived. Use Qucs-S instead☆25Feb 12, 2022Updated 4 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- bioinformatics for peter☆11Apr 8, 2025Updated 10 months ago
- Python package for IBIS-AMI model development and testing☆33Feb 6, 2026Updated last week
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Mar 9, 2021Updated 4 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- Gm over Id methodology☆36Jun 8, 2022Updated 3 years ago
- BAG framework☆32Dec 27, 2024Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆128Feb 3, 2026Updated last week