jaijeet / MAPP
The Berkeley Model and Algorithm Prototyping Platform
☆17Updated 3 months ago
Alternatives and similar repositories for MAPP:
Users that are interested in MAPP are comparing it to the libraries listed below
- The Berkeley Verilog-A Parser and Processor☆14Updated 8 years ago
- ☆22Updated 4 years ago
- Verilog-A simulation models☆66Updated 2 months ago
- Hardware Description Library☆79Updated 2 months ago
- Automatic generation of real number models from analog circuits☆39Updated last year
- skywater 130nm pdk☆27Updated 2 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- Parsing and generating popular formats of circuit netlist☆32Updated 2 years ago
- BAG framework☆40Updated 8 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated 2 years ago
- Interchange formats for chip design.☆29Updated last week
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆54Updated this week
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆21Updated 9 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆33Updated 5 years ago
- A tiny Python package to parse spice raw data files.☆50Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Fork from https://sourceforge.net/projects/gds3d☆68Updated 9 months ago
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- Custom IC Creator Simulation tools☆16Updated 3 weeks ago
- Easy access to OpenSource TCAD Tools☆37Updated 2 years ago
- Python library for KLayout (https://www.klayout.de/)☆24Updated 5 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- Verilog-A implementation of MOSFET model BSIM4.8☆13Updated 5 years ago
- A python3 gm/ID starter kit☆47Updated 7 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆115Updated 3 weeks ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆117Updated last year
- Python script to convert image files to GDSII files☆62Updated last month
- BAG framework☆25Updated 3 months ago
- Open Analog Design Environment☆23Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 10 months ago