Alternatives and similar repositories for MAPP

Users that are interested in MAPP are comparing it to the libraries listed below

• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆100Updated 2 years ago
• jaijeet / VAPP
  The Berkeley Verilog-A Parser and Processor
  ☆14Updated 8 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆75Updated this week
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆119Updated 2 years ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆36Updated 2 years ago
• kadomoto / picture-to-gds
  Python script to convert image files to GDSII files
  ☆64Updated 5 months ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆170Updated last week
• clin99 / awesome-eda
  ☆92Updated 6 years ago
• zwh42 / KLayout-PyMacros
  Python library for KLayout (https://www.klayout.de/)
  ☆1Updated 5 years ago
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆23Updated last year
• thesourcerer8 / OpenSourceTCAD
  Easy access to OpenSource TCAD Tools
  ☆38Updated 2 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated 11 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆120Updated 2 months ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆81Updated 3 months ago
• hohlraum / gdsCAD
  A simple but powerful Python package for creating photolithography masks in the GDSII format.
  ☆92Updated 2 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆54Updated 2 years ago
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆25Updated 2 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆55Updated last week
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆31Updated 2 months ago
• cogenda / pyEDA
  A python framework for EDA applications.
  ☆35Updated 14 years ago
• ediloren / FastCap2
  FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …
  ☆49Updated 9 years ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆28Updated 2 weeks ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆41Updated last year
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• fsitok / gds3xtrude
  Simple 3D layout viewer for KLayout (Salt package)
  ☆20Updated 6 years ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆45Updated last week
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆22Updated 2 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆78Updated last year