jaijeet / MAPPLinks
The Berkeley Model and Algorithm Prototyping Platform
☆21Updated last year
Alternatives and similar repositories for MAPP
Users that are interested in MAPP are comparing it to the libraries listed below
Sorting:
- The Berkeley Verilog-A Parser and Processor☆14Updated 8 years ago
- Verilog-A simulation models☆90Updated last month
- ADMS is a code generator for some of Verilog-A☆102Updated 3 years ago
- Interchange formats for chip design.☆36Updated 7 months ago
- BAG framework☆41Updated last year
- Hardware Description Library☆88Updated 8 months ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆178Updated last month
- ☆23Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆127Updated 2 years ago
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- skywater 130nm pdk☆39Updated 2 weeks ago
- Parsing and generating popular formats of circuit netlist☆38Updated 3 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆40Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 3 months ago
- Easy access to OpenSource TCAD Tools☆41Updated 3 years ago
- ☆94Updated 6 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Files for Advanced Integrated Circuits☆32Updated last week
- Verilog-A implementation of MOSFET model BSIM4.8☆14Updated 6 years ago
- Python script to convert image files to GDSII files☆67Updated 10 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆54Updated 2 years ago
- Custom IC Creator Simulation tools☆20Updated last month
- MOSIS MPW Test Data and SPICE Models Collections☆39Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆63Updated this week
- An open multiple patterning framework☆81Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆30Updated 5 months ago
- ☆24Updated last year