Spire is a Python embedded domain-specific language (DSL) for RTL generation. Its built-in optimizations reduce area and delay of circuits and often beat the traditional Verilog/Yosys flow.
☆44Oct 6, 2026Updated this week
Alternatives and similar repositories for spire-hdl
Users that are interested in spire-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Welcome to the official repository of AC-LORA: (Almost) Training-Free Access Control-Aware Multi-Modal LLMs, a mechanism that provides tr…☆21Nov 14, 2025Updated 10 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆33Jan 7, 2025Updated last year
- A Python library for working with logic networks, synthesis, and optimization.☆88Updated this week
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆26Jan 28, 2026Updated 8 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- C++ header-only exact synthesis library☆19Jan 18, 2023Updated 3 years ago
- iFCN: Automated Design Platform for Molecular FCN Circuits☆15Sep 13, 2026Updated 3 weeks ago
- Open-source RTL logic simulator with CUDA acceleration☆305Sep 30, 2025Updated last year
- An advanced header-only exact synthesis library☆32Nov 24, 2022Updated 3 years ago
- 🚀 Fast AI web browser agent to automate repetitive tasks☆19May 2, 2026Updated 5 months ago
- ECG Classification using PyTorch☆19Jun 27, 2022Updated 4 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- A BDD-based Quantum Circuit Equivalence Checker☆15Jun 29, 2026Updated 3 months ago
- Elexis 3 Base Repository☆16Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Oct 2, 2026Updated last week
- Digital logic benchmark suite☆88Sep 28, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Sep 30, 2026Updated last week
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- A Circuit Design Frontend based on Python☆26Sep 20, 2026Updated 2 weeks ago
- An irb-workalike for Lua, and a command-line debugger with readline support.☆15Aug 18, 2009Updated 17 years ago
- AIGER And-Inverter-Graph Library☆105Feb 17, 2026Updated 7 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- Natural Language Exploration of Hardware Designs and Libraries (ICLAD'25) -- Best Paper Award☆19Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆35Jul 24, 2025Updated last year
- A simple Python tool to create pinout overviews of ICs.☆41Feb 17, 2024Updated 2 years ago
- ☆23Mar 12, 2026Updated 6 months ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- A repository for academic works on RTL generation and Analog circuit generation based on LLM☆40Sep 27, 2026Updated last week
- MNT Bench - An MNT tool for Benchmarking FCN circuits☆14Oct 3, 2026Updated last week
- Layout and simulation files of the paper "QuickSim: Efficient and Accurate Physical Simulation of Silicon Dangling Bond Logic" by J. Drew…☆10Mar 6, 2023Updated 3 years ago
- ☆48Updated this week
- Set up a specific version of the Z3 theorem prover☆14Sep 29, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆31Apr 23, 2024Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Oct 6, 2019Updated 7 years ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- A collection of reusable GitHub workflows used throughout the MQT☆11Updated this week
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- ☆68Mar 31, 2025Updated last year
- A Interface Library for SAT/SMT Abstractions written in C++☆13Updated this week