Spire is a Python embedded domain-specific language (DSL) for RTL generation. Its built-in optimizations reduce area and delay of circuits and often beat the traditional Verilog/Yosys flow.
☆24Jul 17, 2026Updated this week
Alternatives and similar repositories for spire-hdl
Users that are interested in spire-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Code for the Paper GENIAL: Generative Design Space Exploration via Network Inversion for Low Power Algorithmic Logic Units☆23May 22, 2026Updated last month
- ☆18Sep 26, 2025Updated 9 months ago
- Pythonic interface and JIT compiler for https://gitcode.com/cann/pto-isa☆27Jun 1, 2026Updated last month
- KVarN is a native vLLM KV-cache quantization backend for your agents: 3-5x more context, throughput above FP16, and FP16-level accuracy. …☆440Jun 22, 2026Updated 3 weeks ago
- ☆19Dec 21, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆33Jan 7, 2025Updated last year
- A Python library for working with logic networks, synthesis, and optimization.☆88Updated this week
- Welcome to the official repository of SINQ! A novel, fast and high-quality quantization method designed to make any Large Language Model …☆625May 8, 2026Updated 2 months ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆21Jan 28, 2026Updated 5 months ago
- C++ header-only exact synthesis library☆19Jan 18, 2023Updated 3 years ago
- iFCN: Automated Design Platform for Molecular FCN Circuits☆15Jul 15, 2026Updated last week
- 🚀 Fast AI web browser agent to automate repetitive tasks☆15May 2, 2026Updated 2 months ago
- Open-source RTL logic simulator with CUDA acceleration☆287Sep 30, 2025Updated 9 months ago
- An advanced header-only exact synthesis library☆32Nov 24, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago
- Code for the Change-Based Inference Paper (CBinfer)☆10Jan 7, 2019Updated 7 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- A BDD-based Quantum Circuit Equivalence Checker☆15Jun 29, 2026Updated 3 weeks ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Updated this week
- Digital logic benchmark suite☆70Updated this week
- Specialized Parallel Linear Algebra, providing distributed GEMM functionality for specific matrix distributions with optional GPU acceler…☆32Jun 26, 2024Updated 2 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- A Circuit Design Frontend based on Python☆18May 11, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An irb-workalike for Lua, and a command-line debugger with readline support.☆15Aug 18, 2009Updated 16 years ago
- AIGER And-Inverter-Graph Library☆105Feb 17, 2026Updated 5 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Natural Language Exploration of Hardware Designs and Libraries (ICLAD'25) -- Best Paper Award☆17Jul 14, 2025Updated last year
- IceZUM Alhambra: an Arduino/zum-like Open FPGA electronic board. Synthesize hardware easily, using only open source tools☆18Mar 15, 2016Updated 10 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆31Jul 24, 2025Updated 11 months ago
- ☆23Mar 12, 2026Updated 4 months ago
- The official repo of NeurIPS2025 Paper: High-Performance Arithmetic Circuit Optimization via Differentiable Architecture Search☆19Oct 19, 2025Updated 9 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆36Updated this week
- A repository for academic works on RTL generation and Analog circuit generation based on LLM☆21Updated this week
- MNT Bench - An MNT tool for Benchmarking FCN circuits☆14Jun 12, 2026Updated last month
- Layout and simulation files of the paper "QuickSim: Efficient and Accurate Physical Simulation of Silicon Dangling Bond Logic" by J. Drew…☆10Mar 6, 2023Updated 3 years ago
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 6 months ago
- Set up a specific version of the Z3 theorem prover☆14Updated this week
- ☆30Jun 25, 2024Updated 2 years ago