intel / npu-nn-cost-model
Library for modelling performance costs of different Neural Network workloads on NPU devices
☆30Updated last month
Alternatives and similar repositories for npu-nn-cost-model:
Users that are interested in npu-nn-cost-model are comparing it to the libraries listed below
- OpenVINO NPU Plugin☆47Updated last month
- IREE plugin repository for the AMD AIE accelerator☆81Updated this week
- ☆90Updated this week
- The Riallto Open Source Project from AMD☆71Updated 3 months ago
- rocWMMA☆101Updated this week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆71Updated 2 weeks ago
- Example for running IREE in a bare-metal Arm environment.☆30Updated this week
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆40Updated last month
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆83Updated last year
- ☆13Updated this week
- ☆58Updated last year
- LLVM OpenCL C compiler suite for ventus GPGPU☆41Updated 2 weeks ago
- Fork of LLVM to support AMD AIEngine processors☆124Updated this week
- ☆30Updated last year
- ☆37Updated last month
- A Toy-Purpose TPU Simulator☆14Updated 8 months ago
- ☆44Updated 3 months ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆18Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- ☆15Updated last week
- ☆81Updated this week
- IREE's PyTorch Frontend, based on Torch Dynamo.☆71Updated this week
- XRM (Xilinx FPGA Resource Manager) Document:☆23Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆86Updated 4 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆55Updated 2 weeks ago
- ☆33Updated 7 months ago
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆51Updated 6 months ago
- AMD's graph optimization engine.☆210Updated this week
- Test suite for probing the numerical behavior of NVIDIA tensor cores☆37Updated 7 months ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated 8 months ago