Alternatives and similar repositories for npu-nn-cost-model

Users that are interested in npu-nn-cost-model are comparing it to the libraries listed below

• Xilinx / mlir-air
  ☆123Updated this week
• jinhachung / tptpu-sim
  A Toy-Purpose TPU Simulator
  ☆21Updated last year
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆120Updated this week
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆33Updated 2 years ago
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆88Updated 2 years ago
• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆91Updated 4 months ago
• IAMAl / ML-Hardware-Collections
  News and Paper Collections for Machine Learning Hardware
  ☆22Updated 2 months ago
• Terapines / AI-Benchmark
  RISCV C and Triton AI-Benchmark
  ☆23Updated 2 weeks ago
• AMDResearch / Riallto
  The Riallto Open Source Project from AMD
  ☆84Updated 10 months ago
• Zhao-Dongyu / sgemm_riscv
  This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…
  ☆24Updated last year
• union-codesign / union
  ☆14Updated 4 years ago
• riscv-stc / riscv-matrix-spec
  RISC-V Matrix Specification
  ☆23Updated last year
• gvsoc / gvsoc
  ☆37Updated 2 weeks ago
• suchandler96 / gem5-NVDLA
  ☆42Updated 10 months ago
• THU-DSP-LAB / ventus-gpgpu-isa-simulator
  Ventus GPGPU ISA Simulator Based on Spike
  ☆48Updated last month
• openvinotoolkit / npu_compiler
  OpenVINO Intel NPU Compiler
  ☆81Updated last week
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆57Updated this week
• Xilinx / mlir-xten
  ☆16Updated this week
• Xilinx / llvm-aie
  Fork of LLVM to support AMD AIEngine processors
  ☆188Updated this week
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆22Updated 2 years ago
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆184Updated last month
• zeasa / nvdla-compiler
  ☆49Updated 6 years ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆131Updated 4 months ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆42Updated last year
• prasshantg / personal
  ☆16Updated 6 years ago
• tum-ei-eda / mlonmcu
  Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
  ☆32Updated 2 weeks ago
• Xilinx / aie-rt
  ☆25Updated last month
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆40Updated 6 months ago
• vortexgpgpu / pocl
  a clone of POCL that includes RISC-V newlib devices support and Vortex
  ☆49Updated 3 weeks ago
• ucb-bar / virgo
  Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
  ☆46Updated 3 weeks ago