intel / npu-nn-cost-modelView external linksLinks
Library for modelling performance costs of different Neural Network workloads on NPU devices
☆34Updated this week
Alternatives and similar repositories for npu-nn-cost-model
Users that are interested in npu-nn-cost-model are comparing it to the libraries listed below
Sorting:
- ☆20Nov 27, 2025Updated 2 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆31Aug 28, 2025Updated 5 months ago
- ☆10Oct 8, 2021Updated 4 years ago
- ☆15Dec 17, 2025Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Dec 24, 2025Updated last month
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 5 months ago
- NoC simulation using gem5 (a simple tul)☆14Mar 23, 2024Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Feb 11, 2024Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 2 months ago
- Intel® NPU Acceleration Library☆705Apr 24, 2025Updated 9 months ago
- Autocomp: AI-Driven Code Optimizer for Tensor Accelerators☆71Updated this week
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- Displaying Intel NPU usage on Linux.☆27Aug 19, 2025Updated 5 months ago
- Criticality-aware Framework for Modeling Computer Performance☆33Dec 15, 2024Updated last year
- ☆29Oct 20, 2019Updated 6 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- SystemC training aimed at TLM.☆35Jul 31, 2020Updated 5 years ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- ☆42Mar 31, 2025Updated 10 months ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Ansible playbook and Docker compose file for running Ollama on a Raspberry Pi with Multicast☆10May 21, 2024Updated last year
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- Performant source for RPM repositories metadata https://github.com/gridhead/metasource☆12Updated this week
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释,仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Updated this week
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- PKU computer organization and architecture RISC-V Simulator LAB☆37Sep 18, 2018Updated 7 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated last month