Alternatives and similar repositories for npu-nn-cost-model

Users that are interested in npu-nn-cost-model are comparing it to the libraries listed below

• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆87Updated 2 years ago
• Xilinx / mlir-air
  ☆107Updated this week
• AMDResearch / Riallto
  The Riallto Open Source Project from AMD
  ☆83Updated 5 months ago
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆32Updated 2 years ago
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆103Updated last week
• zeasa / nvdla-compiler
  ☆46Updated 5 years ago
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆149Updated 7 months ago
• jinhachung / tptpu-sim
  A Toy-Purpose TPU Simulator
  ☆19Updated last year
• IAMAl / ML-Hardware-Collections
  News and Paper Collections for Machine Learning Hardware
  ☆22Updated last year
• THU-DSP-LAB / ventus-gpgpu-isa-simulator
  Ventus GPGPU ISA Simulator Based on Spike
  ☆46Updated last week
• gpgpu-sim / gpgpu-sim_simulations
  A repository that compliments gpgpu-sim, providing automated regression scripts, simulation launching utilities and the code + arguments …
  ☆75Updated 5 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆40Updated last month
• maestro-project / frame
  FRAME: Fast Roofline Analytical Modeling and Estimation
  ☆38Updated last year
• Xilinx / llvm-aie
  Fork of LLVM to support AMD AIEngine processors
  ☆164Updated this week
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated last year
• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆86Updated last month
• prasshantg / personal
  ☆16Updated 5 years ago
• gvsoc / gvsoc
  ☆32Updated last week
• amd / UIF
  ☆60Updated 2 years ago
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆47Updated last week
• hngenc / stellar
  ☆31Updated 10 months ago
• suchandler96 / gem5-NVDLA
  ☆35Updated 5 months ago
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆55Updated this week
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆43Updated 5 years ago
• yonseicasl / Nebula
  Nebula: Deep Neural Network Benchmarks in C++
  ☆13Updated 8 months ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆51Updated 3 years ago
• harvard-acc / EdgeBERT
  HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference
  ☆52Updated last year
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆275Updated last year
• tum-ei-eda / mlonmcu
  Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
  ☆35Updated this week
• oneapi-src / Velocity-Bench
  ☆46Updated 3 months ago