Wren6991 / TwoWireDebugLinks
Yet Another Debug Transport
☆22Updated 3 years ago
Alternatives and similar repositories for TwoWireDebug
Users that are interested in TwoWireDebug are comparing it to the libraries listed below
Sorting:
- My pergola FPGA projects☆30Updated 4 years ago
- ☆44Updated 6 months ago
- Low-cost ECP5 FPGA development board☆79Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 9 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆35Updated 4 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆92Updated 10 months ago
- 妖刀夢渡☆60Updated 6 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆100Updated 2 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆69Updated 2 years ago
- ice40 USB Analyzer☆58Updated 5 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆68Updated 11 months ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆41Updated 4 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Simplified environment for litex☆14Updated 4 years ago
- CRUVI Standard Specifications☆19Updated last year
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆66Updated 2 years ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆84Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆79Updated 3 months ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 4 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year