Wren6991 / TwoWireDebugLinks
Yet Another Debug Transport
☆22Updated 3 years ago
Alternatives and similar repositories for TwoWireDebug
Users that are interested in TwoWireDebug are comparing it to the libraries listed below
Sorting:
- ☆44Updated 6 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- Low-cost ECP5 FPGA development board☆78Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 10 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 3 months ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 8 months ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- 妖刀夢渡☆60Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆83Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆99Updated 2 years ago
- ice40 USB Analyzer☆58Updated 5 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆35Updated 4 years ago
- Nitro USB FPGA core☆87Updated last year
- verilog core for ws2812 leds☆33Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆68Updated 11 months ago
- ☆64Updated 5 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 9 months ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Ethernet PHY PMOD (Microchip LAN8720A PHY)☆45Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆69Updated 2 years ago
- CRUVI Standard Specifications☆19Updated last year
- ☆69Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- ☆45Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆96Updated 11 months ago