PoWx-Org / oPoW
PoWx mission: Aiming at smaller energy per hash hardware.
☆10Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for oPoW
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- Open source hardware implementation of classic CryptoNight☆35Updated last year
- Program Lattice MachXO2/3 with CircuitPython☆12Updated 5 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆47Updated 5 years ago
- IP submodules, formatted for easier CI integration☆28Updated last year
- Apio examples☆34Updated this week
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆76Updated 6 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆29Updated 6 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated last year
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- A VHDL implementation of SipHash☆13Updated 9 years ago
- Synthesiser for Asynchronous Verilog Language☆19Updated 10 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- MicroPython port to litex FPGA platforms☆40Updated 4 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆39Updated 9 months ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆171Updated 2 years ago
- Documentation about the Tympan☆14Updated 2 years ago
- an IDE that uses myHDL, yosys, and arachne-pnr to target the ICEStick☆12Updated 8 years ago
- ☆45Updated 3 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 8 years ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- Enigma in FPGA☆26Updated 5 years ago
- betrusted.io main SoC design☆12Updated 4 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆50Updated 11 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆82Updated 5 years ago
- A bit-serial CPU☆18Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- Zcash FPGA acceleration engine☆119Updated 4 years ago