PoWx-Org / oPoWLinks
PoWx mission: Aiming at smaller energy per hash hardware.
☆11Updated 4 years ago
Alternatives and similar repositories for oPoW
Users that are interested in oPoW are comparing it to the libraries listed below
Sorting:
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆49Updated 6 years ago
- internship☆10Updated 8 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- ☆44Updated 4 years ago
- A Qt5 based free VLSI development tool☆31Updated 7 years ago
- ☆55Updated 3 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 12 years ago
- This repository contains the schematics and board files for Elk board☆29Updated 6 years ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- Apio examples☆37Updated this week
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Updated 9 months ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 9 years ago
- Implementation of FizzBuzz on an FPGA☆17Updated 7 years ago
- Verilog Language Extension for Visual Studio☆18Updated 4 years ago
- An open source FPGA miner for Blakecoin☆52Updated 11 years ago
- Decision Trees Inference☆14Updated 7 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- Enigma in FPGA☆29Updated 6 years ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- Documentation on the Xous operating system☆38Updated 2 weeks ago
- Fault attack agaisnt EdDSA demonstrated on an Arduino Nano board, allowing for partial key recovery and fake signatures.☆73Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- A single instruction set processor architecture☆18Updated 8 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated last week
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Hardware implementation of the blake2 hash function☆25Updated 5 years ago