PoWx-Org / oPoWLinks
PoWx mission: Aiming at smaller energy per hash hardware.
☆11Updated 3 years ago
Alternatives and similar repositories for oPoW
Users that are interested in oPoW are comparing it to the libraries listed below
Sorting:
- Implementation of an RSA VDF evaluator targeting FPGAs.☆49Updated 5 years ago
- ☆12Updated 2 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- A Qt5 based free VLSI development tool☆31Updated 7 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- ☆55Updated 2 years ago
- FluxN0de☆15Updated 3 years ago
- Zcash FPGA acceleration engine☆128Updated 5 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 6 months ago
- Cryptoleq: A Heterogeneous Abstract Machine for Encrypted and Unencrypted Computation.☆32Updated last year
- An open source FPGA miner for Blakecoin☆52Updated 11 years ago
- Noir Computer☆16Updated 2 years ago
- A VHDL implementation of SipHash☆13Updated 10 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- ☆44Updated 4 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Enigma in FPGA☆29Updated 6 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆35Updated 4 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 12 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- Hardware implementation of the blake2 hash function☆25Updated 5 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆81Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆44Updated 2 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 11 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- Fault attack agaisnt EdDSA demonstrated on an Arduino Nano board, allowing for partial key recovery and fake signatures.☆73Updated 8 years ago