Haystack is an analytical cache model that given a program computes the number of cache misses.
☆46Jul 15, 2019Updated 6 years ago
Alternatives and similar repositories for haystack
Users that are interested in haystack are comparing it to the libraries listed below
Sorting:
- Mirror of Sven Verdoolaege's isl at http://repo.or.cz/w/isl.git (occasionally with changes for islpy)☆10Dec 16, 2025Updated 3 months ago
- Synthesis of loop-free programs☆24Mar 4, 2026Updated 2 weeks ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 3 years ago
- ☆16May 20, 2019Updated 6 years ago
- Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations☆20Oct 19, 2025Updated 5 months ago
- TreeFuser is a tool that perform traversals fusion for recursive tree traversals written in subset of the c++ language.☆11Aug 13, 2023Updated 2 years ago
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- ☆12Jul 2, 2024Updated last year
- Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model☆12Jan 19, 2020Updated 6 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- Distributed Communication-Optimal LU-factorization Algorithm☆12Aug 1, 2021Updated 4 years ago
- ☆11Sep 14, 2020Updated 5 years ago
- Nebula: Deep Neural Network Benchmarks in C++☆13Jan 2, 2025Updated last year
- [MICRO'20] LENS: A Low-level NVRAM Profiler [USENIX Security'23] NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems☆14Jul 8, 2024Updated last year
- Polyhedral Extraction Tool (source repository: http://repo.or.cz/w/pet.git)☆40Jul 22, 2022Updated 3 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- A Tool for the Static Analysis of Cache Side Channels☆42Mar 5, 2017Updated 9 years ago
- Automatically exported from code.google.com/p/a-roofline-model-of-energy-ubenchmarks☆12Jul 14, 2020Updated 5 years ago
- Visual Analytics Tool for Dragonfly Network-based Supercomputers☆13Dec 8, 2016Updated 9 years ago
- A Monte Carlo transport mini-app for studying new parallel algorithms☆19Updated this week
- ☆13Aug 1, 2024Updated last year
- ☆59Nov 29, 2025Updated 3 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- Stencil Probe - a stencil microbenchmark☆30Dec 27, 2012Updated 13 years ago
- ☆17Nov 13, 2019Updated 6 years ago
- Experimental finite field primitives (and maybe more)☆11Jul 24, 2020Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 4 months ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆14Nov 20, 2022Updated 3 years ago
- Accelerating DNN Convolutional Layers with Micro-batches☆63Apr 30, 2020Updated 5 years ago
- ☆27Mar 29, 2025Updated 11 months ago
- ☆13Oct 10, 2018Updated 7 years ago
- Instruction latency & throughput profiler for AArch64☆42Aug 20, 2025Updated 7 months ago
- ☆11Apr 18, 2020Updated 5 years ago
- Pluto: An automatic polyhedral parallelizer and locality optimizer☆325Mar 13, 2026Updated last week
- Repo for the Journal of Systems Research (JSYS)☆11Jan 7, 2020Updated 6 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago