xz-group / AnalogGenie
A versatile generative model capable of designing topologies for wide range of analog circuits.
☆19Updated 3 weeks ago
Alternatives and similar repositories for AnalogGenie:
Users that are interested in AnalogGenie are comparing it to the libraries listed below
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- ☆37Updated last month
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- ☆76Updated 2 months ago
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 9 months ago
- ☆16Updated 8 months ago
- LAYout with Gridded Objects v2☆55Updated 2 months ago
- awesome-Analog-IC-Design-Automation☆33Updated last year
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆35Updated 9 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆47Updated 2 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated 2 years ago
- Circuit Automatic Characterization Engine☆47Updated last month
- ☆39Updated this week
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆12Updated 5 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- ☆43Updated 11 months ago
- Simple and most probably incomplete parser for spectre netlists☆16Updated 8 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆16Updated last week
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆53Updated this week
- ☆70Updated 3 months ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- SMT-based-STDCELL-Layout-Generator☆17Updated 3 years ago
- Verilog-A simulation models☆65Updated 2 months ago
- ☆24Updated 9 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆33Updated last year
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago