A versatile generative model capable of designing topologies for wide range of analog circuits.
☆99Apr 26, 2025Updated 10 months ago
Alternatives and similar repositories for AnalogGenie
Users that are interested in AnalogGenie are comparing it to the libraries listed below
Sorting:
- ☆50Jun 29, 2024Updated last year
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆82Jan 28, 2025Updated last year
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆87Sep 11, 2023Updated 2 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated last year
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆30May 23, 2025Updated 9 months ago
- The implementation of FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design (NeurIPS 2025)☆34Nov 19, 2025Updated 3 months ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆14Sep 3, 2025Updated 6 months ago
- A robust analog circuit parameter optimization framework with sampling-efficient reinforcement learning☆23Dec 9, 2024Updated last year
- ☆77Oct 29, 2025Updated 4 months ago
- ☆17Dec 28, 2021Updated 4 years ago
- code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"☆30Jul 9, 2018Updated 7 years ago
- ☆16Dec 30, 2023Updated 2 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆47Apr 19, 2023Updated 2 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- A Python parser for hSpice output files and documentation of the hSpice output file format☆22Jan 5, 2026Updated 2 months ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆48Jun 24, 2024Updated last year
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆25Jan 14, 2026Updated last month
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆193Dec 28, 2023Updated 2 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆182Oct 6, 2025Updated 5 months ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- ☆59Jul 11, 2025Updated 7 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆29Jun 5, 2024Updated last year
- Circuit Automatic Characterization Engine☆53Feb 7, 2025Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- SPICE Netlist Datasets: https://symbench.github.io/spice-datasets/☆34Oct 10, 2023Updated 2 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆187Jun 15, 2025Updated 8 months ago
- Periodica is a Beautiful yet extremely useful and intuitive Periodic Table representation.☆11Jul 20, 2022Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆27Mar 29, 2021Updated 4 years ago
- ☆32Jan 21, 2026Updated last month
- This project shows the design process of the main blocks of a typical RX frontend system.☆26Jan 2, 2021Updated 5 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆397Updated this week
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆34Oct 25, 2019Updated 6 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- Verilog for ASIC Design☆32Sep 13, 2021Updated 4 years ago