xz-group / AnalogGenieLinks
A versatile generative model capable of designing topologies for wide range of analog circuits.
☆54Updated 4 months ago
Alternatives and similar repositories for AnalogGenie
Users that are interested in AnalogGenie are comparing it to the libraries listed below
Sorting:
- ☆34Updated last year
- ☆78Updated 2 weeks ago
- ☆54Updated 3 months ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆65Updated 7 months ago
- ☆16Updated 3 years ago
- awesome-Analog-IC-Design-Automation☆39Updated 2 years ago
- ☆45Updated last year
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆40Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- ☆85Updated 2 months ago
- LAYout with Gridded Objects v2☆62Updated 2 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆22Updated 10 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆51Updated 7 months ago
- Machine Generated Analog IC Layout☆248Updated last year
- ☆20Updated last year
- Circuit release of the MAGICAL project☆36Updated 5 years ago
- ☆74Updated 2 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago
- ☆23Updated 9 months ago
- ☆17Updated 4 months ago
- ☆311Updated 2 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆187Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- ☆90Updated 2 months ago
- ☆186Updated 5 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆47Updated 2 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆28Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- Datasets for EDA LLM research☆32Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago