☆109Dec 31, 2025Updated 4 months ago
Alternatives and similar repositories for Masala-CHAI
Users that are interested in Masala-CHAI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆80Oct 29, 2025Updated 6 months ago
- ☆55Jun 29, 2024Updated last year
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆90Jan 28, 2025Updated last year
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆32Oct 28, 2024Updated last year
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆164Feb 22, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆358Updated this week
- ☆11Nov 17, 2025Updated 5 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated last month
- SPICE Netlist Datasets: https://symbench.github.io/spice-datasets/☆36Oct 10, 2023Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆51Apr 19, 2023Updated 3 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆24Feb 15, 2024Updated 2 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆133Jun 12, 2023Updated 2 years ago
- SPICE netlist visualizer☆92Apr 23, 2026Updated 2 weeks ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆14Sep 3, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Interchange formats for chip design.☆38Feb 15, 2026Updated 2 months ago
- GNN-RE datasets for circuit recognition☆59May 16, 2023Updated 2 years ago
- [TCAD 2026] AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs☆50Mar 14, 2026Updated last month
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- A versatile generative model capable of designing topologies for wide range of analog circuits.☆108Apr 26, 2025Updated last year
- Parsing and generating popular formats of circuit netlist☆43Dec 10, 2022Updated 3 years ago
- Machine Generated Analog IC Layout☆284Apr 24, 2024Updated 2 years ago
- Artificial Netlist Generator☆46Mar 19, 2024Updated 2 years ago
- Open-source version of SLiCAP, implemented in python☆37Nov 30, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This repository is the official implementation of Topology-Informed Graph Transformer (Choi et al., GRaM Workshop at ICML 2024).☆12Dec 28, 2024Updated last year
- Little cpu in verilog.☆11Apr 25, 2026Updated 2 weeks ago
- A pure symbolic circuit analyzer.☆56Jul 5, 2024Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆37Apr 13, 2024Updated 2 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆822Aug 13, 2024Updated last year
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- ☆21Jul 31, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆13Dec 12, 2021Updated 4 years ago
- The implementation of FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design (NeurIPS 2025)☆43Nov 19, 2025Updated 5 months ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- ☆165Dec 4, 2022Updated 3 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Updated this week
- ☆18Oct 17, 2024Updated last year