☆101Dec 31, 2025Updated 2 months ago
Alternatives and similar repositories for Masala-CHAI
Users that are interested in Masala-CHAI are comparing it to the libraries listed below
Sorting:
- ☆50Jun 29, 2024Updated last year
- ☆77Oct 29, 2025Updated 4 months ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆82Jan 28, 2025Updated last year
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆30May 23, 2025Updated 9 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated last year
- ☆340Jan 13, 2026Updated last month
- Interchange formats for chip design.☆37Feb 15, 2026Updated 3 weeks ago
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆140Feb 22, 2026Updated 2 weeks ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆47Apr 19, 2023Updated 2 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Apr 2, 2020Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- ☆11Nov 17, 2025Updated 3 months ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago
- SPICE netlist visualizer☆86Feb 26, 2026Updated last week
- SPICE Netlist Datasets: https://symbench.github.io/spice-datasets/☆34Oct 10, 2023Updated 2 years ago
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆12Dec 12, 2021Updated 4 years ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Mar 3, 2026Updated last week
- ☆10Nov 2, 2023Updated 2 years ago
- A versatile generative model capable of designing topologies for wide range of analog circuits.☆99Apr 26, 2025Updated 10 months ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- ☆20Jul 31, 2023Updated 2 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Parsing and generating popular formats of circuit netlist☆40Dec 10, 2022Updated 3 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆132Jun 12, 2023Updated 2 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆187Jun 15, 2025Updated 8 months ago
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆793Aug 13, 2024Updated last year
- ☆19Oct 28, 2024Updated last year
- AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs☆38Feb 23, 2026Updated 2 weeks ago
- Artificial Netlist Generator☆46Mar 19, 2024Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- A python script that converts between schematic file formats☆21Dec 15, 2011Updated 14 years ago
- iFCN: Automated Design Platform for Molecular FCN Circuits☆14Dec 26, 2025Updated 2 months ago