☆113May 9, 2026Updated last month
Alternatives and similar repositories for Masala-CHAI
Users that are interested in Masala-CHAI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆86Oct 29, 2025Updated 7 months ago
- ☆56Jun 29, 2024Updated last year
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆39Apr 2, 2026Updated 2 months ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆96Jan 28, 2025Updated last year
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆31Oct 28, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆179Feb 22, 2026Updated 3 months ago
- ☆366Jun 10, 2026Updated last week
- ☆11Nov 17, 2025Updated 7 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆37Apr 9, 2026Updated 2 months ago
- SPICE Netlist Datasets: https://symbench.github.io/spice-datasets/☆38Oct 10, 2023Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆55Apr 19, 2023Updated 3 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆133Jun 12, 2023Updated 3 years ago
- SPICE netlist visualizer☆92Apr 23, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 7 years ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 4 months ago
- [TCAD 2026] AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs☆54Mar 14, 2026Updated 3 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆42Apr 2, 2020Updated 6 years ago
- A versatile generative model capable of designing topologies for wide range of analog circuits.☆109Apr 26, 2025Updated last year
- Parsing and generating popular formats of circuit netlist☆42Dec 10, 2022Updated 3 years ago
- Machine Generated Analog IC Layout☆288Apr 24, 2024Updated 2 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- Artificial Netlist Generator☆47Mar 19, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source version of SLiCAP, implemented in python☆37Nov 30, 2024Updated last year
- This repository is the official implementation of Topology-Informed Graph Transformer (Choi et al., GRaM Workshop at ICML 2024).☆12Dec 28, 2024Updated last year
- Little cpu in verilog.☆11May 18, 2026Updated last month
- A pure symbolic circuit analyzer.☆56Jul 5, 2024Updated last year
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆839Aug 13, 2024Updated last year
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆67Apr 13, 2024Updated 2 years ago
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆14Dec 12, 2021Updated 4 years ago
- The implementation of FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design (NeurIPS 2025)☆45Nov 19, 2025Updated 7 months ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- Project Details of Vehicle Tracking System☆10Apr 21, 2017Updated 9 years ago
- ☆170Dec 4, 2022Updated 3 years ago