jitendra-bhandari / Masala-CHAIView external linksLinks
☆97Dec 31, 2025Updated last month
Alternatives and similar repositories for Masala-CHAI
Users that are interested in Masala-CHAI are comparing it to the libraries listed below
Sorting:
- ☆74Oct 29, 2025Updated 3 months ago
- ☆49Jun 29, 2024Updated last year
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆80Jan 28, 2025Updated last year
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆28May 23, 2025Updated 8 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated last year
- ☆333Jan 13, 2026Updated last month
- Interchange formats for chip design.☆36Feb 3, 2026Updated last week
- ☆125Jan 20, 2026Updated 3 weeks ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆46Apr 19, 2023Updated 2 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Apr 2, 2020Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 2 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- ☆11Nov 17, 2025Updated 2 months ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago
- SPICE Netlist Datasets: https://symbench.github.io/spice-datasets/☆32Oct 10, 2023Updated 2 years ago
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆12Dec 12, 2021Updated 4 years ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- ☆10Nov 2, 2023Updated 2 years ago
- A versatile generative model capable of designing topologies for wide range of analog circuits.☆96Apr 26, 2025Updated 9 months ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- Machine Generated Analog IC Layout☆268Apr 24, 2024Updated last year
- ☆19Jul 31, 2023Updated 2 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Parsing and generating popular formats of circuit netlist☆41Dec 10, 2022Updated 3 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆129Jun 12, 2023Updated 2 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆184Jun 15, 2025Updated 8 months ago
- ☆19Oct 28, 2024Updated last year
- Artificial Netlist Generator☆46Mar 19, 2024Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- A python script that converts between schematic file formats☆21Dec 15, 2011Updated 14 years ago
- iFCN: Automated Design Platform for Molecular FCN Circuits☆14Dec 26, 2025Updated last month
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆35Nov 6, 2025Updated 3 months ago
- draws an SVG schematic from a JSON netlist☆763Jan 25, 2024Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆31Apr 13, 2024Updated last year