LLM-aided Hardware Design and Verification
☆23Mar 12, 2026Updated this week
Alternatives and similar repositories for LLM4ChipDesign
Users that are interested in LLM4ChipDesign are comparing it to the libraries listed below
Sorting:
- Repositório com exemplos de circuitos quânticos e uso de algoritmos de cirptografia pós-quântica para o minicurso do XXV Simpósio Brasile…☆13Sep 4, 2025Updated 6 months ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆13May 16, 2024Updated last year
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 7 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆49Feb 24, 2026Updated 3 weeks ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- ☆16Aug 29, 2024Updated last year
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- mojito☆12May 1, 2018Updated 7 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- ☆23Jan 30, 2025Updated last year
- Bringing Good First Issues to all new Open-Source Contributors [PClub Summer of Code '21]☆13Feb 14, 2024Updated 2 years ago
- VS Code extension for EDAcation - Learning environment for digital hardware design.☆16Updated this week
- Seamlessly trade one Superfluid flow for another of equivalent value. for HackMoney 2021☆12Oct 30, 2021Updated 4 years ago
- A basic tutorial on HDC☆17Sep 30, 2022Updated 3 years ago
- Grand Challenge wrapper for whole-gland prostate segmentation with nnUNet☆16Nov 28, 2023Updated 2 years ago
- Miner Manager☆30Dec 5, 2024Updated last year
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Oct 29, 2017Updated 8 years ago
- Organic Electronic Device Simulator☆15Dec 14, 2019Updated 6 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- LEC - Logic Equivalence Checking - Formal Verification☆36Updated this week
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 2 weeks ago
- Golang ZeroRPC client/server library☆29Jun 14, 2019Updated 6 years ago
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- ☆13Jul 25, 2024Updated last year
- Automatic Test Pattern Generation using PODEM algorithm☆15May 12, 2014Updated 11 years ago
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 2 years ago
- All materials related to GNN☆13Jan 4, 2023Updated 3 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- Library of componentes for PySpice☆13Oct 15, 2019Updated 6 years ago
- Slimline Open Firware - an implementation of IEEE1275 Open Firmware for some POWER ISA systems☆11Aug 27, 2013Updated 12 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- Resources to learn the requirements of Suse cloud native foundations scholarship.☆19Jun 7, 2021Updated 4 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆19Feb 24, 2026Updated 3 weeks ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆39Apr 3, 2025Updated 11 months ago
- ☆12Apr 25, 2025Updated 10 months ago
- timestampvm implementation as rpc-plugin☆26Apr 12, 2024Updated last year
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 7 months ago
- The example codes discussed in the course are available here.☆18May 4, 2021Updated 4 years ago
- 1Sheeld bootloader is a small piece of firmware that come pre-installed on your 1Sheeld board and is used mainly for flashing new firmwar…☆15Apr 10, 2016Updated 9 years ago