legoritma / ipxact-register-generatorView external linksLinks
IPXACT Register Map Generator
☆11May 9, 2021Updated 4 years ago
Alternatives and similar repositories for ipxact-register-generator
Users that are interested in ipxact-register-generator are comparing it to the libraries listed below
Sorting:
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- ☆16May 10, 2019Updated 6 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 3 months ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆244Updated this week
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 9 months ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Aug 1, 2019Updated 6 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 2 weeks ago
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 2 months ago
- Artifacts for the SCVP lecture☆11Nov 17, 2021Updated 4 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- ☆11May 31, 2016Updated 9 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Generate an accelerator extension that makes your Antlr parser in Python super-fast!☆31Dec 29, 2024Updated last year
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- DITA demo project☆11Sep 28, 2023Updated 2 years ago
- Code for the second edition of Advanced UVM.☆32Jan 28, 2017Updated 9 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago
- Derived from https://sourceforge.net/projects/v2kparse☆45Sep 10, 2015Updated 10 years ago
- A graphical editor and event-driven simulator for digital circuits☆30Feb 15, 2022Updated 3 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆34Aug 24, 2020Updated 5 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 4 months ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 6 months ago
- Bootloader tool for OLS☆22Jul 17, 2016Updated 9 years ago
- sample VCD files☆41Dec 20, 2025Updated last month
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- WWVB emulator using an ESP32☆10Apr 2, 2020Updated 5 years ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 3 weeks ago
- Electro - easy commutation schematic editor written in Python + Qt (PyQt)☆14Mar 10, 2020Updated 5 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Automatic translator from Perl to Python☆12Apr 19, 2023Updated 2 years ago
- PowerAuth Web Authentication - Federated Authentication and Authorization Server for Web☆13Updated this week
- Ice40 open source HDMI examples on BlackIce II☆11May 12, 2022Updated 3 years ago
- A simple designer control in C# WPF.☆11Sep 19, 2016Updated 9 years ago
- Reading a SMA SunnyBoy solar inverter with an esp8266 or esp32☆11Feb 9, 2024Updated 2 years ago