csus-senior-design / i2cLinks
I2C Master and Slave
☆38Updated 10 years ago
Alternatives and similar repositories for i2c
Users that are interested in i2c are comparing it to the libraries listed below
Sorting:
- SPI Slave for FPGA in Verilog and VHDL☆218Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆234Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆95Updated 8 years ago
- SPI Master for FPGA - VHDL and Verilog☆316Updated 2 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆197Updated 2 years ago
- ☆75Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆279Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆77Updated 4 years ago
- practice configure AHB-Lite bus protocol☆15Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆94Updated last year
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- ☆32Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆159Updated 10 months ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Updated 2 weeks ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- FPGA Technology Exchange Group相关文件管理☆54Updated last month
- configurable cordic core in verilog☆53Updated 11 years ago
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- ☆38Updated 10 years ago
- fpga i2c slave verilog hdl rtl☆15Updated 10 years ago
- AHB3-Lite Interconnect☆107Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆153Updated 6 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆25Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆34Updated last year