csus-senior-design / i2cLinks
I2C Master and Slave
☆37Updated 10 years ago
Alternatives and similar repositories for i2c
Users that are interested in i2c are comparing it to the libraries listed below
Sorting:
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- Cortex M0 based SoC☆75Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Vivado诸多IP,包括图像处理等☆230Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆191Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- ☆74Updated 4 years ago
- SPI Master for FPGA - VHDL and Verilog☆299Updated 2 years ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- ☆31Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated 3 weeks ago
- I2C controller core☆46Updated 2 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆256Updated 2 years ago
- Verilog SPI master and slave☆59Updated 9 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆136Updated last year
- An i2c master controller implemented in Verilog☆30Updated 8 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆16Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- ☆37Updated 10 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。☆315Updated 2 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago