csus-senior-design / i2cLinks
I2C Master and Slave
☆37Updated 10 years ago
Alternatives and similar repositories for i2c
Users that are interested in i2c are comparing it to the libraries listed below
Sorting:
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- ☆74Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Updated 3 years ago
- SPI Master for FPGA - VHDL and Verilog☆302Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆75Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆264Updated 2 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆192Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆61Updated 3 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- ☆31Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- APB to I2C☆43Updated 11 years ago
- ☆38Updated 10 years ago
- An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。☆317Updated 2 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- Pipeline FFT Implementation in Verilog HDL☆136Updated 6 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 3 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago