I2C Master and Slave
☆41Jul 15, 2015Updated 10 years ago
Alternatives and similar repositories for i2c
Users that are interested in i2c are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- I2C master/slave Core☆15Jul 17, 2014Updated 11 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- USB2.0 Device Controller IP Core☆17Aug 18, 2023Updated 2 years ago
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- Verification IP for I2C protocol☆52Sep 22, 2021Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆707Feb 27, 2025Updated last year
- eeprog is a Linux C program that allows you to read and write to 24Cxx EEPROMs.☆13Apr 26, 2023Updated 3 years ago
- Development of GPS Acquisition stage functions using Simulink☆15Aug 9, 2015Updated 10 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- ☆21Oct 20, 2025Updated 8 months ago
- ☆14Jun 30, 2019Updated 7 years ago
- ☆17Apr 6, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- ☆15Apr 18, 2023Updated 3 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- ☆11Jun 6, 2021Updated 5 years ago
- HAT for Raspberry Pi with TAS5825M stereo amplifier, 30W RMS per channel☆11Apr 16, 2024Updated 2 years ago
- FPGA简单入门☆12Nov 17, 2020Updated 5 years ago
- ☆56Jun 19, 2021Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- Histogram Equalization Implementation by MATLAB☆12Nov 15, 2016Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 11 years ago
- ☆15Dec 5, 2019Updated 6 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆136Mar 3, 2026Updated 4 months ago
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆13Jul 26, 2020Updated 5 years ago
- Super Audio CD ISO-Image decoder addon☆18Apr 18, 2026Updated 2 months ago
- A tiny inverter that can run all kinds of algorithms including grid on, grid off, parallel mode, .. PR, DQ, phase lock, ... in LOW VOLTAG…☆18Nov 8, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆82Dec 1, 2022Updated 3 years ago
- A list Viterbo algorithm for decoding PAC codes with various code constructions/rate-profiles☆11May 6, 2022Updated 4 years ago
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- 2014 UCSC Extension FPGA class☆25Oct 23, 2015Updated 10 years ago
- 基于多智能体LLM的中文金融交易框架 - TradingAgents中文增强版☆64Jun 21, 2026Updated 2 weeks ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago