csus-senior-design / i2cLinks
I2C Master and Slave
☆37Updated 10 years ago
Alternatives and similar repositories for i2c
Users that are interested in i2c are comparing it to the libraries listed below
Sorting:
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- SPI Master for FPGA - VHDL and Verilog☆307Updated 2 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆268Updated 2 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆194Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆76Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆130Updated 5 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆213Updated 2 years ago
- ☆74Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆158Updated 8 months ago
- AXI Interface Nand Flash Controller (Sync mode)☆97Updated last year
- APB to I2C☆43Updated 11 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆76Updated 3 years ago
- ☆31Updated 5 years ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆112Updated last year
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆86Updated last year
- fpga i2c slave verilog hdl rtl☆15Updated 9 years ago