csus-senior-design / i2c
I2C Master and Slave
☆28Updated 9 years ago
Related projects: ⓘ
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆12Updated 2 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- 视频旋转(2019FPGA大赛)☆28Updated 4 years ago
- ☆32Updated 9 years ago
- ☆28Updated 4 years ago
- fpga i2c slave verilog hdl rtl☆10Updated 8 years ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆38Updated 9 months ago
- AHB DMA 32 / 64 bits☆48Updated 10 years ago
- Cortex M0 based SoC☆68Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆169Updated 4 months ago
- ☆60Updated 3 years ago
- APB to I2C☆39Updated 10 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆34Updated 7 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆72Updated 3 years ago
- ☆13Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆66Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆47Updated 8 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆34Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆40Updated 4 months ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆13Updated 10 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆73Updated 6 years ago
- Verilog SPI master and slave☆45Updated 8 years ago
- FPGA 同步FIFO与异步FIFO☆28Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆20Updated 4 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆104Updated 4 years ago
- SDRAM controller with AXI4 interface☆75Updated 5 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Updated 6 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆49Updated 2 years ago