Alternatives and similar repositories for pdf2latex

Users that are interested in pdf2latex are comparing it to the libraries listed below

• hedhyw / spice3f5
  Add cmake to spice3f5 for build in linux or windows. SPICE is a general-purpose circuit simulator with several built-in semiconductor dev…
  ☆42Updated 7 years ago
• hyf6661669 / ARM_documents
  Documents for ARM
  ☆22Updated 2 months ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆77Updated 2 years ago
• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆216Updated this week
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 12 years ago
• xesscorp / XuLA
  Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.
  ☆37Updated 11 years ago
• cogenda / pyEDA
  A python framework for EDA applications.
  ☆35Updated 14 years ago
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆121Updated 3 months ago
• gnucap / gnucap
  gnucap mirror (read only)
  ☆27Updated this week
• chiselverify / vhdl2verilog
  ☆16Updated 4 years ago
• pulp-platform / gvsoc
  Pulp virtual platform
  ☆23Updated last week
• fsmMLK / inkscapeLogicGates
  Inkscape extension to assist creating logic circuits symbols, following the 'distinctive shape' of IEEE Std 91/91a-1991 standard.
  ☆62Updated 2 months ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆61Updated last month
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆34Updated 10 years ago
• freecores / async_8b10b_encoder_decoder
  Async 8b/10b enc/dec
  ☆8Updated 11 years ago
• openrisc / or1k-gcc
  GCC port for OpenRISC 1000
  ☆23Updated 3 months ago
• openrisc / doc
  Misc documentation and specifications
  ☆14Updated 3 years ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆100Updated 2 years ago
• laurivosandi / hdl
  Collection of hardware description languages writings and code snippets
  ☆27Updated 10 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• leos313 / DOOM_FPGA
  Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs
  ☆18Updated 5 years ago
• amromanov / vmodel
  Vmodel toolbox repository
  ☆14Updated 9 years ago
• jbush001 / RISC-Processor
  32-bit RISC processor
  ☆24Updated 6 years ago
• antmicro / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆20Updated this week
• lzw545 / opengg
  OpenGL-like graphics pipeline on a Xilinx FPGA
  ☆33Updated 14 years ago
• zeeshanrafique23 / RV32I-Logisim
  RV32I single cycle simulation on open-source software Logisim.
  ☆20Updated 2 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 2 years ago
• cogenda / Genius-TCAD-Open
  Open-source version of the Genius Semiconductor Device Simulator
  ☆142Updated 5 years ago
• openrisc / tutorials
  OpenRISC Tutorials
  ☆42Updated this week