🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation
☆13Apr 30, 2026Updated 6 months ago
Alternatives and similar repositories for vyges-ip-template
Users that are interested in vyges-ip-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Dec 9, 2025Updated 11 months ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆23Apr 27, 2026Updated 6 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 11 months ago
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆22Nov 4, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA systolic array AI engine☆38Jan 2, 2026Updated 10 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆22Aug 23, 2026Updated 2 months ago
- IHP Open source SG13G2 Tape Out on May 2025 [Testfield T588]☆15Apr 27, 2026Updated 6 months ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated 2 years ago
- CoreSmith is a Prompt to GDS Agentic Flow☆51Oct 29, 2026Updated 2 weeks ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Open-source desktop workspace for IC design — schematic capture, analog optimization, SPICE/RTL simulation, synthesis, and digital implem…☆14Updated this week
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Jun 8, 2026Updated 5 months ago
- ☆13Nov 18, 2024Updated last year
- a Python framework for managing embedded HW/SW projects☆24Oct 14, 2026Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- Configurable low-precision floating-point and microscaling hardware in Chisel☆13Updated this week
- design and verification of asynchronous circuits☆52Updated this week
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- Replace Tcl scripting with Python☆18Aug 25, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Updated this week
- ARCH hardware description language and compiler☆79Updated this week
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- ☆12Updated this week
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- Accelerator for MatmulFree LLM algorithm☆14Updated this week
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- RISC-V processor model☆11Nov 10, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆11Jul 9, 2025Updated last year
- ☆25Jun 23, 2024Updated 2 years ago
- Open-source Claude skills for the U.S. EB-2 National Interest Waiver: assess your case, draft the petition letter and supporting document…☆14Sep 3, 2026Updated 2 months ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- RUST library for verification☆13Updated this week
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 8 months ago
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
Are these results useful?