🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation
☆13Apr 30, 2026Updated 5 months ago
Alternatives and similar repositories for vyges-ip-template
Users that are interested in vyges-ip-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Oct 13, 2026Updated last week
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆21Apr 27, 2026Updated 5 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 10 months ago
- FPGA systolic array AI engine☆38Jan 2, 2026Updated 9 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- CoreSmith is a Prompt to GDS Agentic Flow☆50Updated this week
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated 2 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆22Aug 23, 2026Updated 2 months ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 6 months ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- a Python framework for managing embedded HW/SW projects☆24Oct 14, 2026Updated last week
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Nov 18, 2024Updated last year
- ☆12Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- design and verification of asynchronous circuits☆52Updated this week
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 9 months ago
- ☆25Jun 23, 2024Updated 2 years ago
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 4 months ago
- Replace Tcl scripting with Python☆18Aug 25, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repo is tutorial on how to contribute to Vyommedha SoC☆12Sep 18, 2025Updated last year
- Digital logic benchmark suite☆94Sep 28, 2026Updated 3 weeks ago
- ☆13Aug 17, 2026Updated 2 months ago
- Gati Accelerates Your CNN Algorithms!☆29Jun 12, 2026Updated 4 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- A Lean-embedded framework to verify Verilog modules☆16Oct 6, 2026Updated 2 weeks ago
- ☆16Jul 1, 2025Updated last year
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Updated this week
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 8 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- ☆11Jul 9, 2025Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- I'm taking Cornell University's "Introduction to Compilers" course☆15Feb 17, 2024Updated 2 years ago
- ☆14Apr 29, 2024Updated 2 years ago
- RTLMeter benchmark suite☆34Updated this week