MCP server for AI agents to explore SystemVerilog/Verilog netlists: trace connectivity, walk hierarchy, jump to source - without pasting RTL into context. Built on najaeda.
☆17Oct 18, 2026Updated last week
Alternatives and similar repositories for naja-scope
Users that are interested in naja-scope are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Netlist API (and more) for EDA flow development☆165Updated this week
- Digital Design Equivalence Checking☆111Updated this week
- Nix flake for more up-to-date versions of EDA tools☆34Oct 19, 2026Updated last week
- ☆29Updated this week
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆27Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆14Sep 17, 2026Updated last month
- ☆36Apr 22, 2026Updated 6 months ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆114Updated this week
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- ☆48Oct 6, 2026Updated 2 weeks ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- ☆25Jun 23, 2024Updated 2 years ago
- This is the main repository for the CHIPS Alliance OpenPRoT project☆19Updated this week
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆61Oct 16, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆10May 27, 2026Updated 4 months ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated 2 years ago
- pyslang-mcp is a read-only Model Context Protocol server for compiler-backed Verilog and SystemVerilog analysis. It uses pyslang to parse…☆21Jun 14, 2026Updated 4 months ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆40Jul 30, 2026Updated 2 months ago
- Network based loader and flasher for Pano G2 devices☆15Jul 8, 2023Updated 3 years ago
- Python interface for cross-calling with HDL☆54Updated this week
- LLM4DV☆23Sep 30, 2024Updated 2 years ago
- Open-source SM120 (Blackwell) SASS assembler — encode, schedule & assemble GPU machine code, including all tensor-core instructions.☆12Updated this week
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Aug 31, 2026Updated last month
- Advanced Encryption Standard (AES) SystemVerilog Core☆36Jan 2, 2018Updated 8 years ago
- A standalone structural (gate-level) verilog parser☆43Oct 12, 2026Updated 2 weeks ago
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 9 months ago
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆19Jan 11, 2016Updated 10 years ago
- A library of open PDK packages☆139Oct 13, 2026Updated 2 weeks ago
- Log Analyzer MCP is a powerful Python-based toolkit designed to streamline the way you interact with log files.☆12Jun 8, 2025Updated last year
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆90Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- high abstraction synthesis☆14Apr 8, 2024Updated 2 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- Drop-in GPU kernel optimizer for PyTorch models, no CUDA or GPU expertise required☆25Jun 7, 2026Updated 4 months ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆47Updated this week
- ☆15May 26, 2026Updated 5 months ago
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated 5 months ago