Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable
☆28Mar 3, 2026Updated 6 months ago
Alternatives and similar repositories for I2C_Master
Users that are interested in I2C_Master are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 9 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- Basic Data Structure Algorithm in C++☆13Nov 4, 2022Updated 3 years ago
- I2C controller core☆55Jan 1, 2023Updated 3 years ago
- 16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.☆10Nov 14, 2018Updated 7 years ago
- ☆14Jan 23, 2024Updated 2 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- Arduino emulation library for 8-bit microcomputers based on 6502, i8080 or z80☆16Updated this week
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- ☆10Oct 25, 2022Updated 3 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 11 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆10Oct 16, 2023Updated 2 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- How to connect an USB Keyboard / Mouse to a embedded system with a CH9350 Chip☆27Sep 30, 2022Updated 3 years ago
- Talking to your vehicle over the CAN bus with Python☆23Mar 10, 2022Updated 4 years ago
- Experiments, tutorials and examples using the Scoppy oscilloscope and logic analyzer☆20Mar 7, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Design for using Ethernet on the ZCU102 development board☆18Dec 18, 2019Updated 6 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Nov 19, 2023Updated 2 years ago
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 3 years ago
- Source Code for 'Beginning Perl Programming' by William "Bo" Rothwell☆13Aug 1, 2019Updated 7 years ago
- ☆13Dec 1, 2024Updated last year
- 2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL☆16Sep 2, 2022Updated 4 years ago