Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable
☆27Mar 3, 2026Updated this week
Alternatives and similar repositories for I2C_Master
Users that are interested in I2C_Master are comparing it to the libraries listed below
Sorting:
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 8 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆43Aug 31, 2025Updated 6 months ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- I2C controller core☆49Jan 1, 2023Updated 3 years ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 6 years ago
- ☆14Jan 23, 2024Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- An i2c master controller implemented in Verilog☆33Jul 26, 2017Updated 8 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- ☆10Nov 13, 2025Updated 3 months ago
- DDR2 memory controller written in Verilog☆82Feb 28, 2012Updated 14 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 2 months ago
- ☆13Apr 12, 2023Updated 2 years ago
- ☆11Mar 12, 2024Updated last year
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Userspace I/O library for Xilinx AXI S2MM DMA☆11Sep 9, 2025Updated 5 months ago
- Source Code for 'Beginning Perl Programming' by William "Bo" Rothwell☆13Aug 1, 2019Updated 6 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Feb 22, 2026Updated last week
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- Library for MCP25625 click board☆10Jul 14, 2016Updated 9 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Accompanying repository for the DAFx24 paper "Interpolation Filters for Antiderivative Antialiasing"☆12Sep 5, 2024Updated last year
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Jan 15, 2022Updated 4 years ago
- Oxocarbon port for Jetbrains IDE's☆12Nov 30, 2025Updated 3 months ago
- ☆18Feb 11, 2026Updated 3 weeks ago
- Cross-Domain DPA Attack on SAML11☆17Jul 14, 2019Updated 6 years ago
- Processor CI project Website☆10Jul 1, 2025Updated 8 months ago
- ☆13Feb 13, 2026Updated 2 weeks ago
- ☆16Mar 27, 2024Updated last year
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- ☆13Feb 28, 2016Updated 10 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago
- ☆15Updated this week