Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable
☆29Mar 3, 2026Updated 8 months ago
Alternatives and similar repositories for I2C_Master
Users that are interested in I2C_Master are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 9 years ago
- I2C controller core☆56Jan 1, 2023Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆77Jun 7, 2026Updated 4 months ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- 16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.☆10Nov 14, 2018Updated 7 years ago
- USB keyboard/mouse to PS/2 interface converter using a Raspberry Pi Pico☆12Sep 11, 2022Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 7 years ago
- LLM Weights For Sanskrit-Native Determinsitic Language । मंत्र तंत्र यंत्र विज्ञान☆15Dec 9, 2025Updated 10 months ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- Comprehensive I2C library for the Raspberry Pi☆10Apr 26, 2022Updated 4 years ago
- Visual Odometry with a Single-Camera Stereo Omnidirectional System☆11Mar 20, 2026Updated 7 months ago
- RTL modbus rtu slave for FPGA☆14Apr 29, 2022Updated 4 years ago
- Verilog ADC interface for adc128s022 found in De0 Nano☆16Jul 7, 2015Updated 11 years ago
- Trying to get a new skill☆39Dec 31, 2024Updated last year
- ☆14Jan 23, 2024Updated 2 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- ☆10Oct 25, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A verilog implementation of MIPS ISA.☆19Jul 7, 2019Updated 7 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆18Sep 6, 2013Updated 13 years ago
- Apple-1 Emulator for ESP8266, ESP32 and Pico☆13Apr 23, 2026Updated 6 months ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 6 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated 2 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- This project deals with the axi4Lite protocol☆10Jun 2, 2025Updated last year
- MiSTer user port MIDI output and input PCB☆13Sep 3, 2025Updated last year
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Source Code for 'Beginning Perl Programming' by William "Bo" Rothwell☆13Aug 1, 2019Updated 7 years ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆19Oct 23, 2026Updated last week