Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable
☆27Mar 3, 2026Updated 3 months ago
Alternatives and similar repositories for I2C_Master
Users that are interested in I2C_Master are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 8 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 5 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- I2C controller core☆52Jan 1, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆56Jun 7, 2026Updated last week
- Basic Data Structure Algorithm in C++☆13Nov 4, 2022Updated 3 years ago
- An i2c master controller implemented in Verilog☆35Jul 26, 2017Updated 8 years ago
- Arduino emulation library for 8-bit microcomputers based on 6502, i8080 or z80☆15Apr 30, 2026Updated last month
- ☆21Oct 20, 2025Updated 7 months ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Visual Odometry with a Single-Camera Stereo Omnidirectional System☆11Mar 20, 2026Updated 2 months ago
- RTL modbus rtu slave for FPGA☆14Apr 29, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- The ft232r_prog program provides a Linux command-line interface for reconfiguring the FT232R chip. By Marc Lord, http://rtr.ca/ft232r/☆17Sep 23, 2021Updated 4 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆15Mar 26, 2024Updated 2 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 5 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- A Single Cycle Risc-V 32 bit CPU☆72Jan 14, 2026Updated 5 months ago
- ☆10Oct 25, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DDR2 memory controller written in Verilog☆83Feb 28, 2012Updated 14 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆16Oct 18, 2014Updated 11 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A PCB based business card using open hardware and free software☆12Sep 10, 2024Updated last year
- How to connect an USB Keyboard / Mouse to a embedded system with a CH9350 Chip☆25Sep 30, 2022Updated 3 years ago
- Experiments, tutorials and examples using the Scoppy oscilloscope and logic analyzer☆20Mar 7, 2024Updated 2 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆20Feb 11, 2026Updated 4 months ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆40Dec 5, 2019Updated 6 years ago