Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable
☆27Mar 3, 2026Updated 2 months ago
Alternatives and similar repositories for I2C_Master
Users that are interested in I2C_Master are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 8 years ago
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 6 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- I2C controller core☆51Jan 1, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆52Aug 31, 2025Updated 8 months ago
- Basic Data Structure Algorithm in C++☆13Nov 4, 2022Updated 3 years ago
- An i2c master controller implemented in Verilog☆34Jul 26, 2017Updated 8 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆20Feb 14, 2023Updated 3 years ago
- ☆19Oct 20, 2025Updated 7 months ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Visual Odometry with a Single-Camera Stereo Omnidirectional System☆11Mar 20, 2026Updated 2 months ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆15Mar 26, 2024Updated 2 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 4 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 7 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated 11 months ago
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- A PCB based business card using open hardware and free software☆12Sep 10, 2024Updated last year
- ☆18Feb 27, 2023Updated 3 years ago
- How to connect an USB Keyboard / Mouse to a embedded system with a CH9350 Chip☆25Sep 30, 2022Updated 3 years ago
- Experiments, tutorials and examples using the Scoppy oscilloscope and logic analyzer☆20Mar 7, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆11Nov 24, 2020Updated 5 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆20Feb 11, 2026Updated 3 months ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆40Dec 5, 2019Updated 6 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- A Post-Quantum Encryption Algorithm☆17Jul 3, 2020Updated 5 years ago
- An implementation of the NTRU encryption and decryption algorithm in Python 3☆16Sep 29, 2024Updated last year