0xArt / Tiny_But_Mighty_I2C_Master_VerilogLinks
I2C Master Verilog module
☆34Updated 4 months ago
Alternatives and similar repositories for Tiny_But_Mighty_I2C_Master_Verilog
Users that are interested in Tiny_But_Mighty_I2C_Master_Verilog are comparing it to the libraries listed below
Sorting:
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆66Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆110Updated last year
- UART -> AXI Bridge☆63Updated 4 years ago
- Verilog wishbone components☆118Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- A series of CORDIC related projects☆115Updated 10 months ago
- Verilog modules required to get the OV7670 camera working☆74Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Verilog HDL implementation of SDRAM controller and SDRAM model☆30Updated last year
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆33Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Verilog SPI master and slave☆59Updated 9 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆45Updated 4 years ago
- A simple implementation of a UART modem in Verilog.☆157Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆64Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆39Updated 2 weeks ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago