I2C Master Verilog module
☆38Jun 1, 2025Updated 11 months ago
Alternatives and similar repositories for Tiny_But_Mighty_I2C_Master_Verilog
Users that are interested in Tiny_But_Mighty_I2C_Master_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An i2c master controller implemented in Verilog☆34Jul 26, 2017Updated 8 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆32Dec 31, 2022Updated 3 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog I2C Slave☆26Aug 11, 2014Updated 11 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- opensource EDA tool flor VLSI design☆37Sep 17, 2023Updated 2 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated 2 months ago
- ☆16Jul 30, 2021Updated 4 years ago
- ☆15Jul 5, 2019Updated 6 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆26Feb 24, 2026Updated 3 months ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Trying to get a new skill☆38Dec 31, 2024Updated last year
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Control a MIPI Camera over I2C☆22Jun 21, 2020Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- ADC & LCD Interfacing using Verilog & VHDL☆12Feb 27, 2017Updated 9 years ago
- Weather station using Arduino☆14Jan 15, 2020Updated 6 years ago
- SDRAM controller with AXI4 interface☆104Aug 8, 2019Updated 6 years ago
- i2c fpga oled sdd1306 bresenham implementation☆16May 20, 2021Updated 5 years ago
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- I2C master/slave Core☆15Jul 17, 2014Updated 11 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- A FPGA implementation of the NTP and NTS protocols☆65May 31, 2023Updated 2 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆30Dec 1, 2016Updated 9 years ago
- ☆24Oct 8, 2019Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆64Nov 14, 2025Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆11Jun 15, 2018Updated 7 years ago
- Cumulant-Based Modulation Classification with GNU Radio☆18Jan 16, 2018Updated 8 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆75Jun 22, 2020Updated 5 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- Fast Defocus Map Estimation☆18Oct 14, 2016Updated 9 years ago