I2C Master Verilog module
☆38Jun 1, 2025Updated last year
Alternatives and similar repositories for Tiny_But_Mighty_I2C_Master_Verilog
Users that are interested in Tiny_But_Mighty_I2C_Master_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An i2c master controller implemented in Verilog☆36Jul 26, 2017Updated 9 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆33Dec 31, 2022Updated 3 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Verilog I2C Slave☆26Aug 11, 2014Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated 4 months ago
- ☆17Jul 30, 2021Updated 4 years ago
- ☆15Jul 5, 2019Updated 7 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆22Nov 18, 2025Updated 8 months ago
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated 2 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆28Jun 28, 2021Updated 5 years ago
- i2c fpga oled sdd1306 bresenham implementation☆16May 20, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Control a MIPI Camera over I2C☆23Jun 21, 2020Updated 6 years ago
- SDRAM controller with AXI4 interface☆107Aug 8, 2019Updated 6 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- ADC & LCD Interfacing using Verilog & VHDL☆12Feb 27, 2017Updated 9 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Bare metal RISC-V assembly examples for Spike (no pk)☆19Oct 14, 2023Updated 2 years ago
- A FPGA implementation of the NTP and NTS protocols☆67May 31, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Trying to get a new skill☆38Dec 31, 2024Updated last year
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- Starter code for creating a USB Keyboard controller or dongle with Bluetooth output using a XIAO ESP32-S3 board.☆17Jan 16, 2024Updated 2 years ago
- ☆11Jun 15, 2018Updated 8 years ago
- ☆26Oct 8, 2019Updated 6 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 6 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- Fast Defocus Map Estimation☆19Oct 14, 2016Updated 9 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆77Jun 22, 2020Updated 6 years ago
- C++ and SFML based 2D simulation RPG game☆12Feb 2, 2021Updated 5 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago