I2C Master Verilog module
☆38Jun 1, 2025Updated last year
Alternatives and similar repositories for Tiny_But_Mighty_I2C_Master_Verilog
Users that are interested in Tiny_But_Mighty_I2C_Master_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆33Dec 31, 2022Updated 3 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Jan 6, 2020Updated 6 years ago
- Verilog I2C Slave☆26Aug 11, 2014Updated 12 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆29Mar 3, 2026Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 3 years ago
- Arduino emulation library for 8-bit microcomputers based on 6502, i8080 or z80☆16Sep 20, 2026Updated last week
- ☆15Jul 5, 2019Updated 7 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆23Nov 18, 2025Updated 10 months ago
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated 2 years ago
- I2C controller core from Opencores.org☆28Oct 5, 2011Updated 14 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆28Jun 28, 2021Updated 5 years ago
- Control a MIPI Camera over I2C☆23Jun 21, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SDRAM controller with AXI4 interface☆108Aug 8, 2019Updated 7 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated 3 weeks ago
- Weather station using Arduino☆14Jan 15, 2020Updated 6 years ago
- Bare metal RISC-V assembly examples for Spike (no pk)☆18Oct 14, 2023Updated 2 years ago
- A FPGA implementation of the NTP and NTS protocols☆69May 31, 2023Updated 3 years ago
- Trying to get a new skill☆39Dec 31, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- ☆11Dec 30, 2024Updated last year
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 3 years ago
- ☆11Jun 15, 2018Updated 8 years ago
- ☆26Oct 8, 2019Updated 6 years ago
- Experiments, tutorials and examples using the Scoppy oscilloscope and logic analyzer☆20Mar 7, 2024Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 10 months ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- AES☆16Oct 4, 2022Updated 3 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆79Jun 22, 2020Updated 6 years ago