I2C Master Verilog module
☆38Jun 1, 2025Updated last year
Alternatives and similar repositories for Tiny_But_Mighty_I2C_Master_Verilog
Users that are interested in Tiny_But_Mighty_I2C_Master_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An i2c master controller implemented in Verilog☆36Jul 26, 2017Updated 8 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆33Dec 31, 2022Updated 3 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog I2C Slave☆26Aug 11, 2014Updated 11 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆29Jul 27, 2018Updated 7 years ago
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 2 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- ☆17Jul 30, 2021Updated 4 years ago
- ☆15Jul 5, 2019Updated 7 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆28Feb 24, 2026Updated 4 months ago
- Starter code for creating a USB Keyboard controller or dongle with Bluetooth output using a XIAO ESP32-S3 board.☆16Jan 16, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated 2 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- Control a MIPI Camera over I2C☆23Jun 21, 2020Updated 6 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Jun 28, 2021Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- ADC & LCD Interfacing using Verilog & VHDL☆12Feb 27, 2017Updated 9 years ago
- Weather station using Arduino☆14Jan 15, 2020Updated 6 years ago
- SDRAM controller with AXI4 interface☆106Aug 8, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- i2c fpga oled sdd1306 bresenham implementation☆16May 20, 2021Updated 5 years ago
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- I2C master/slave Core☆15Jul 17, 2014Updated 11 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- A FPGA implementation of the NTP and NTS protocols☆67May 31, 2023Updated 3 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- ☆10Dec 30, 2024Updated last year
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 7 months ago
- ☆11Jun 15, 2018Updated 8 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- A classic password visualization concept, ported to Android http://mattt.github.io/Chroma-Hash/☆138May 21, 2014Updated 12 years ago
- ☆26Oct 8, 2019Updated 6 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- AES☆15Oct 4, 2022Updated 3 years ago