0xArt / Tiny_But_Mighty_I2C_Master_VerilogLinks
I2C Master Verilog module
☆35Updated 2 months ago
Alternatives and similar repositories for Tiny_But_Mighty_I2C_Master_Verilog
Users that are interested in Tiny_But_Mighty_I2C_Master_Verilog are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- Verilog digital signal processing components☆150Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Verilog based BCH encoder/decoder☆123Updated 2 years ago
- Verilog modules required to get the OV7670 camera working☆73Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆117Updated 4 years ago
- Verilog wishbone components☆117Updated last year
- A series of CORDIC related projects☆110Updated 9 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- A simple implementation of a UART modem in Verilog.☆151Updated 3 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 6 months ago
- ☆72Updated 3 years ago
- 10G Low Latency Ethernet☆59Updated 2 years ago