I2C Master Verilog module
☆38Jun 1, 2025Updated 11 months ago
Alternatives and similar repositories for Tiny_But_Mighty_I2C_Master_Verilog
Users that are interested in Tiny_But_Mighty_I2C_Master_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆32Dec 31, 2022Updated 3 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- Verilog I2C Slave☆26Aug 11, 2014Updated 11 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- opensource EDA tool flor VLSI design☆36Sep 17, 2023Updated 2 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- Arduino emulation library for 8-bit microcomputers based on 6502, i8080 or z80☆15Apr 30, 2026Updated last week
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated 2 months ago
- ☆15Jul 5, 2019Updated 6 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆22Feb 24, 2026Updated 2 months ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Control a MIPI Camera over I2C☆22Jun 21, 2020Updated 5 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Jun 28, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- SDRAM controller with AXI4 interface☆104Aug 8, 2019Updated 6 years ago
- i2c fpga oled sdd1306 bresenham implementation☆16May 20, 2021Updated 4 years ago
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- I2C master/slave Core☆15Jul 17, 2014Updated 11 years ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- A FPGA implementation of the NTP and NTS protocols☆64May 31, 2023Updated 2 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆30Dec 1, 2016Updated 9 years ago
- AXI4 with a FIFO integrated with VIP☆24Feb 29, 2024Updated 2 years ago
- ☆24Oct 8, 2019Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆64Nov 14, 2025Updated 5 months ago
- ☆11Jun 15, 2018Updated 7 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- A classic password visualization concept, ported to Android http://mattt.github.io/Chroma-Hash/☆139May 21, 2014Updated 11 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆74Jun 22, 2020Updated 5 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fast Defocus Map Estimation☆18Oct 14, 2016Updated 9 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Phase unwrapping library with Octave and Python bindings☆15Jun 11, 2013Updated 12 years ago
- Fork of GCC containing fixes for Windows on Arm64.☆19Feb 18, 2026Updated 2 months ago
- A Google Colab notebook for recognizing LCD panel digits using OpenCV and Python☆10Nov 8, 2022Updated 3 years ago
- High Speed Data Acquisition over HDMI - FPGA implementation☆57Mar 8, 2026Updated 2 months ago