I2C Master Verilog module
☆38Jun 1, 2025Updated 10 months ago
Alternatives and similar repositories for Tiny_But_Mighty_I2C_Master_Verilog
Users that are interested in Tiny_But_Mighty_I2C_Master_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆31Dec 31, 2022Updated 3 years ago
- Verilog I2C Slave☆25Aug 11, 2014Updated 11 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆29Jul 27, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- opensource EDA tool flor VLSI design☆36Sep 17, 2023Updated 2 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆13Jul 28, 2021Updated 4 years ago
- Arduino emulation library for 8-bit microcomputers based on 6502, i8080 or z80☆15Updated this week
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆20Feb 24, 2026Updated last month
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated last month
- ☆15Jul 30, 2021Updated 4 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- Starter code for creating a USB Keyboard controller or dongle with Bluetooth output using a XIAO ESP32-S3 board.☆16Jan 16, 2024Updated 2 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated last year
- Trying to get a new skill☆32Dec 31, 2024Updated last year
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Control a MIPI Camera over I2C☆22Jun 21, 2020Updated 5 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Jun 28, 2021Updated 4 years ago
- The ft232r_prog program provides a Linux command-line interface for reconfiguring the FT232R chip. By Marc Lord, http://rtr.ca/ft232r/☆16Sep 23, 2021Updated 4 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- ADC & LCD Interfacing using Verilog & VHDL☆12Feb 27, 2017Updated 9 years ago
- Weather station using Arduino☆14Jan 15, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SDRAM controller with AXI4 interface☆103Aug 8, 2019Updated 6 years ago
- i2c fpga oled sdd1306 bresenham implementation☆16May 20, 2021Updated 4 years ago
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- I2C master/slave Core☆15Jul 17, 2014Updated 11 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- A FPGA implementation of the NTP and NTS protocols☆64May 31, 2023Updated 2 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- ☆11Dec 30, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆30Dec 1, 2016Updated 9 years ago
- AXI4 with a FIFO integrated with VIP☆24Feb 29, 2024Updated 2 years ago
- Experiments, tutorials and examples using the Scoppy oscilloscope and logic analyzer☆20Mar 7, 2024Updated 2 years ago
- ☆24Oct 8, 2019Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆61Nov 14, 2025Updated 5 months ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Bare metal RISC-V assembly examples for Spike (no pk)☆19Oct 14, 2023Updated 2 years ago