0xArt / Tiny_But_Mighty_I2C_Master_VerilogLinks
I2C Master Verilog module
☆35Updated 2 months ago
Alternatives and similar repositories for Tiny_But_Mighty_I2C_Master_Verilog
Users that are interested in Tiny_But_Mighty_I2C_Master_Verilog are comparing it to the libraries listed below
Sorting:
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆28Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆59Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆73Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆84Updated 2 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- A series of CORDIC related projects☆110Updated 8 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Verilog SPI master and slave☆57Updated 9 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Verilog wishbone components☆116Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆152Updated 5 months ago
- Verilog based BCH encoder/decoder☆123Updated 2 years ago
- Verilog modules required to get the OV7670 camera working☆72Updated 7 years ago
- Verilog digital signal processing components☆146Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 4 years ago
- Mathematical Functions in Verilog☆93Updated 4 years ago
- UART models for cocotb☆29Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆107Updated last year
- IEEE P1735 decryptor for VHDL☆35Updated 10 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆38Updated last year
- SDRAM controller with AXI4 interface☆96Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago