Test for video output using the ADV7513 chip on a de10 nano board
☆56Feb 14, 2019Updated 7 years ago
Alternatives and similar repositories for de10nano_vgaHdmi_chip
Users that are interested in de10nano_vgaHdmi_chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆61Aug 4, 2022Updated 3 years ago
- DE10-Nano FPGA Configuration from Linux. Software to configure the FPGA portion of the Cyclone V SoC.☆23Jun 4, 2019Updated 7 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 12 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ECE 385 Final Project -- Ethernet on MAX10 DE10-Lite FPGA and Nios II soft processor☆13Dec 13, 2021Updated 4 years ago
- ☆12Sep 8, 2017Updated 8 years ago
- DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel…☆96Nov 7, 2020Updated 5 years ago
- An i2c master controller implemented in Verilog☆36Jul 26, 2017Updated 9 years ago
- FPGA纯逻辑实现modbus通信☆27Sep 5, 2022Updated 3 years ago
- Completed LDO Design for Skywaters 130nm☆20Feb 16, 2023Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Freecores website☆19Dec 22, 2016Updated 9 years ago
- Details for installing Quartus on Linux (via VMs and Docker containers) to create build machines for Altera FPGA projects☆18Aug 6, 2016Updated 9 years ago
- An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA☆11May 23, 2017Updated 9 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 12 years ago
- Absolute beginner's guide to the de10-nano☆270Mar 8, 2025Updated last year
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Tools to make life easier for PCB design with BGA's☆15Sep 3, 2017Updated 8 years ago
- Video Codec Unit (VCU) Linux out-of-tree modules for Yocto.☆14Jun 14, 2026Updated last month
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- collection of scripts, tools and utilities not specific to a particular camera or hardware☆16Mar 30, 2024Updated 2 years ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 8 years ago
- servo motor control with FPGA☆10Nov 14, 2015Updated 10 years ago
- DevOps learning☆10Jan 10, 2020Updated 6 years ago
- Stacking a block device over another block device☆17Oct 29, 2014Updated 11 years ago
- This project demonstrates DSP capabilities of Terasic DE2-115☆29Jun 22, 2018Updated 8 years ago
- ☆12Nov 9, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Development Kit☆35Apr 23, 2019Updated 7 years ago
- DE1SoC VGA and Audio☆10Jan 11, 2017Updated 9 years ago
- A time delay estimation method for event-based time-series data. Time delay estimation is also known as the correction of time offsets an…☆16Dec 3, 2025Updated 7 months ago
- A new sample driver for A/UX☆18Sep 28, 2022Updated 3 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago