The project uses a PCIe-Card for FPGA based zlib acceleration. This project provides a hardware accelerated version of zLib based compression/decompression RFC1950/RFC1951/RFC1952 with help of an FPGA based PCIe card.
☆18Oct 23, 2019Updated 6 years ago
Alternatives and similar repositories for genwqe-user
Users that are interested in genwqe-user are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library to abstract the userspace cxl (CAPI) Linux kernel API☆35Aug 24, 2020Updated 6 years ago
- This is a branch of the sysbench project, including changes from the MariaDB project☆11Sep 14, 2017Updated 9 years ago
- Xilinx Virtual Cable Implementation based on ESP8266☆17Aug 25, 2021Updated 5 years ago
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆14May 13, 2020Updated 6 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 5 years ago
- Information about eeColor Color3 HDMI FPGA board☆27Jan 22, 2020Updated 6 years ago
- ☆12May 20, 2021Updated 5 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Simple synergy client that uses uinput for mouse and keyboard control.☆11May 20, 2013Updated 13 years ago
- A simulation platform for managed applications based on Maxine VM and ZSim☆11Jun 19, 2017Updated 9 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Jul 17, 2014Updated 12 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆47Apr 27, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- C extension for Python, calculates the permanent☆11Oct 28, 2024Updated last year
- Hardware implementation of the SipHash short-inout PRF☆18Apr 3, 2025Updated last year
- A Skulpt Python kernel for Jupyter☆14Mar 11, 2016Updated 10 years ago
- OBSOLETE | Simpler and centralized CI configuration for Python extensions.☆16Mar 7, 2023Updated 3 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆19Jun 4, 2026Updated 3 months ago
- The Core Scientific Dataset Model (CSDM): A versatile and light-weight file-format for scientific datasets.☆18Sep 3, 2026Updated 2 weeks ago
- RISC-V CSR Access Routines☆16Dec 27, 2022Updated 3 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Mar 19, 2026Updated 6 months ago
- A Go caching framework that supports multiple data source drivers☆15Jun 3, 2026Updated 3 months ago
- DARPA Cyber Grand Challenge OS syscall library☆19Feb 1, 2017Updated 9 years ago
- ☆15May 29, 2020Updated 6 years ago
- Minimal set of files required to build the FT8 decoder by Joe Taylor, K1JT and Steve Franke, K9AN.☆29Jul 24, 2025Updated last year
- Exploring gate level simulation☆60Mar 27, 2026Updated 5 months ago
- ☆13Mar 7, 2020Updated 6 years ago
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆19May 19, 2021Updated 5 years ago
- Bisects rust-lang/rust by pull request, downloading the built artifacts☆19Dec 1, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A microcode-feedback-enhaced post-silicon x86 CPU fuzzer☆18May 15, 2026Updated 4 months ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- Bulk ARF file converter☆14Feb 13, 2021Updated 5 years ago
- Implementation of post-process coverage, and batch waveform search☆18Aug 29, 2021Updated 5 years ago
- Scripting Assembly Language☆12Sep 2, 2015Updated 11 years ago
- Shared build infrastructure for Prometheus projects☆12Aug 19, 2016Updated 10 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆24Oct 25, 2024Updated last year