ibm-genwqe / genwqe-user
The project uses a PCIe-Card for FPGA based zlib acceleration. This project provides a hardware accelerated version of zLib based compression/decompression RFC1950/RFC1951/RFC1952 with help of an FPGA based PCIe card.
☆17Updated 5 years ago
Alternatives and similar repositories for genwqe-user:
Users that are interested in genwqe-user are comparing it to the libraries listed below
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆102Updated 6 years ago
- RISC-V SMBIOS Type 44 Spec☆12Updated last year
- Builds and parses PCIe Transport Layer Packets (TLPs)☆37Updated 2 years ago
- A Verilog Synthesis Regression Test☆35Updated 11 months ago
- A platform for emulating Virtio devices with FPGAs☆25Updated 3 years ago
- A library for PCIe Transaction Layer☆54Updated 2 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆36Updated 3 years ago
- RISC-V Configuration Structure☆37Updated 3 months ago
- Network packet parser generator☆51Updated 4 years ago
- An FPGA-based NetTLP adapter☆24Updated 4 years ago
- Fibre Channel / FICON HBA implemented on FPGA☆38Updated 3 years ago
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Updated 3 years ago
- Multiplication using AVX512 and AVX512IFMA instructions☆23Updated 9 years ago
- RISC-V port of GNU's libc☆70Updated 3 years ago
- A FPGA implementation of the NTP and NTS protocols☆56Updated last year
- The OpenRISC 1000 architectural simulator☆72Updated 5 months ago
- A powerful and modern open-source architecture description language.☆41Updated 7 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆34Updated 6 years ago
- FPGA reference design for the the Swerv EH1 Core☆70Updated 5 years ago
- Virtio draft specification☆65Updated 11 years ago
- SiFive OpenEmbedded / Yocto BSP Layer☆52Updated this week
- System initialization firmware for Power systems☆76Updated last week
- Documentation for the BOOM processor☆47Updated 7 years ago
- ☆17Updated 2 months ago
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- An NVMe Device Simulation Library.☆51Updated 2 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆86Updated 3 years ago
- chipy hdl☆17Updated 6 years ago