Alternatives and similar repositories for genwqe-user:

Users that are interested in genwqe-user are comparing it to the libraries listed below

• riscv / riscv-smbios
  RISC-V SMBIOS Type 44 Spec
  ☆12Updated last year
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆15Updated 5 years ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆62Updated 2 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 5 years ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆56Updated 2 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• ccelio / riscv-boom-doc
  Documentation for the BOOM processor
  ☆47Updated 8 years ago
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆102Updated 6 years ago
• google / go-pcie-tlp
  Builds and parses PCIe Transport Layer Packets (TLPs)
  ☆39Updated 2 years ago
• pulp-platform / trace_debugger
  Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.
  ☆19Updated last year
• NetTLP / adapter
  An FPGA-based NetTLP adapter
  ☆25Updated 5 years ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 5 years ago
• rostedt / shelf
  A Shell to parse ELF files
  ☆19Updated last year
• RSPwFPGAs / virtio-fpga
  A platform for emulating Virtio devices with FPGAs
  ☆25Updated 4 years ago
• westerndigitalcorporation / omnixtend
  An open standard Cache Coherent Fabric Interface repository
  ☆66Updated 5 years ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆38Updated 5 months ago
• riscvarchive / riscv-glibc
  RISC-V port of GNU's libc
  ☆70Updated 4 years ago
• ZipCPU / zipversa
  A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
  ☆14Updated 5 years ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 7 years ago
• andreiw / ppc64le_hello
  ``Hello World'' for a Little-Endian OpenPower world (freestanding)
  ☆18Updated 8 years ago
• toolsForUarch / GeST
  GeST (Generating Stress-Tests) is a Genetic Algorithm framework for automatic hardware stress-test generation. Related scientific publica…
  ☆14Updated 5 years ago
• tymonx / virtio
  Virtio implementation in SystemVerilog
  ☆47Updated 7 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated 2 weeks ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 3 years ago
• linux-genz / EmerGen-Z
  A proof-of-concept Gen-Z subsystem for Linux written against the Gen-Z Fabric Emulation Environment.
  ☆11Updated 5 years ago
• lowRISC / rocket
  ☆31Updated 7 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated last month
• zenglg / unvme
  User Space NVMe Driver
  ☆25Updated 8 years ago