ibm-genwqe / genwqe-userLinks
The project uses a PCIe-Card for FPGA based zlib acceleration. This project provides a hardware accelerated version of zLib based compression/decompression RFC1950/RFC1951/RFC1952 with help of an FPGA based PCIe card.
☆17Updated 5 years ago
Alternatives and similar repositories for genwqe-user
Users that are interested in genwqe-user are comparing it to the libraries listed below
Sorting:
- RISC-V SMBIOS Type 44 Spec☆12Updated last year
- A Shell to parse ELF files☆19Updated 2 years ago
- Linux applications to manage, test and develop devices supporting DMTF Security Protocol and Data Model (SPDM)☆11Updated this week
- ☆74Updated last year
- THIS REPO IS UNMAINTAINED. Go to --> https://gitlab.com/nbdkit/libnbd☆37Updated 2 years ago
- ☆18Updated last month
- Builds and parses PCIe Transport Layer Packets (TLPs)☆40Updated 2 years ago
- NVM user-space Primitives API library repository☆18Updated 11 years ago
- page fault tracking tool☆20Updated 5 months ago
- Advance Toolchain for Linux on Power build system.☆36Updated last week
- System initialization firmware for Power systems☆77Updated this week
- Drivers for Netronome Flow Processor devices, including the NFP4xxx and NFP6xxx models.☆33Updated last week
- RISC-V Configuration Structure☆38Updated 7 months ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆103Updated 6 years ago
- ☆11Updated 3 years ago
- code to emulate a custom pcidevice in QEMU (qemu mod, lkm, and userspace app)☆16Updated 2 years ago
- ☆16Updated 3 years ago
- VSCode extension to interface with Patchwork☆11Updated last year
- ☆31Updated 7 years ago
- The Linux I/O profiler (ioprof) is a tool that provides significant insight into I/O workloads while remaining easy to use.☆103Updated 2 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- User Space NVMe Driver☆25Updated 9 years ago
- EasyNIC: an easy-to-use host interface for network cards☆43Updated 7 years ago
- An NVMe Device Simulation Library.☆50Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- RISC-V BSV Specification☆20Updated 5 years ago
- OpenDCDiag is an open-source project designed to identify defects and bugs in CPUs. It consists of a set of tests built around a sophisti…☆69Updated last week
- ☆16Updated 3 years ago
- POWER9 gzip engine documentation and code samples☆17Updated 4 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆14Updated 5 years ago