Bit-bLAsting solving Non-linear integer constraints.
☆22Jul 3, 2025Updated 8 months ago
Alternatives and similar repositories for BLAN
Users that are interested in BLAN are comparing it to the libraries listed below
Sorting:
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- A C++ SMT/OMT Parser Library☆23Updated this week
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆26Sep 3, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- SATZilla SAT feature extraction tool☆11Jan 15, 2026Updated last month
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Dec 6, 2022Updated 3 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- A model checker based on SAT solving and induction☆15Mar 27, 2015Updated 10 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- ☆13Dec 31, 2024Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 2 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Aug 31, 2018Updated 7 years ago
- A tool for testing SMT solvers for incompleteness bugs☆17Oct 12, 2022Updated 3 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- ☆17Mar 9, 2024Updated 2 years ago
- ☆17Nov 21, 2019Updated 6 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- A bounded exhaustive testing tool☆22Jul 3, 2025Updated 8 months ago
- ☆49Apr 10, 2024Updated last year
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- [NeurIPS 2022] "NSNet: A General Neural Probabilistic Framework for Satisfiability Problems"☆19Mar 29, 2023Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- An approximate solver for concolic execution☆22Apr 29, 2025Updated 10 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 11 months ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- ☆25May 17, 2024Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- State-of-the-art in reversible logic synthesis☆24Jul 16, 2016Updated 9 years ago
- Hardware Formal Verification Tool☆88Mar 2, 2026Updated last week
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆64May 31, 2015Updated 10 years ago
- A Simple CDCL Solver☆35Mar 8, 2023Updated 3 years ago
- A design automation framework to engineer decision diagrams yourself☆25Mar 2, 2026Updated last week
- ☆40Jan 22, 2026Updated last month