Alternatives and similar repositories for rustyvisor

Users that are interested in rustyvisor are comparing it to the libraries listed below

• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆55Updated last year
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated 2 years ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆18Updated last week
• rcore-os / RVM1.5
  A Type-1.5 hypervisor written in Rust.
  ☆65Updated last year
• equation314 / nimbos
  An experimental RTOS written in Rust.
  ☆37Updated 2 years ago
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 3 years ago
• KuangjuX / hypercraft
  hypercraft is a VMM library written in Rust.
  ☆51Updated 8 months ago
• OS-F-4 / usr-intr
  项目的主仓库
  ☆25Updated 2 years ago
• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 4 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆54Updated this week
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆31Updated 3 years ago
• Gallium70 / rv-n-ext-impl
  ☆13Updated 2 years ago
• rcore-os / RVM
  Rcore Virtual Machine
  ☆115Updated last year
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆39Updated 4 months ago
• IPADS-DuVisor / DuVisor
  ☆72Updated last year
• TwinVisor / twinvisor-prototype
  ☆23Updated 2 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆119Updated last month
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated this week
• syswonder / hvisor
  a Rust Hypervisor for mission-critical system
  ☆109Updated this week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆88Updated this week
• chyyuu / thoughts
  ☆42Updated last year
• kvm-unit-tests / kvm-unit-tests
  This is a read-only mirror of the kvm-unit-tests repository from https://gitlab.com/kvm-unit-tests/kvm-unit-tests. Pull requests here at …
  ☆28Updated this week
• hky1999 / Unishyper
  A Rust-based Unikernel Enhancing Reliability and Efficiency of Embedded Systems.
  ☆11Updated last year
• DCSec / HyperBench
  HyperBench: A Benchmark Suite for Virtualization Capabilities
  ☆30Updated 5 years ago
• miaochenlu / arch_sec_papers
  ☆15Updated 3 months ago
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆47Updated 3 years ago
• riscvarchive / riscv-tee
  ☆38Updated 2 years ago