jiegec / kb
My knowledge base
☆53Updated 2 weeks ago
Alternatives and similar repositories for kb:
Users that are interested in kb are comparing it to the libraries listed below
- CPU micro benchmarks☆55Updated 2 weeks ago
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Yet another toy CPU.☆91Updated last year
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- The source of my blog.☆23Updated 2 weeks ago
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 6 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆30Updated 2 years ago
- A Flexible Cache Architectural Simulator☆14Updated 4 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 9 months ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- ☆23Updated last year
- Project magament for porting openEuler to RISC-V☆34Updated last year
- Microarchitecture diagrams of several CPUs☆35Updated 2 weeks ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- hardware & software prefetcher☆23Updated last year
- PLCT工具箱☆31Updated 2 years ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆14Updated 3 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆50Updated last month
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆116Updated 6 months ago
- nscscc2018☆26Updated 6 years ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- RV32I by cats☆17Updated last year
- Unofficial LoongArch Intrinsics Guide☆53Updated last month
- Compile Optimization Guided Binary Translator (using llvm as infrastructure)☆47Updated 8 months ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year