jiegec / kb
My knowledge base
☆42Updated this week
Alternatives and similar repositories for kb:
Users that are interested in kb are comparing it to the libraries listed below
- Backend & Frontend for JieLabs☆22Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆56Updated 2 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆33Updated 3 years ago
- Implements kernels with RISC-V Vector☆21Updated last year
- Lower chisel memories to SRAM macros☆12Updated 10 months ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- CPU micro benchmarks☆44Updated this week
- A Symmetric Multiprocessing OS Kernel over RISC-V☆30Updated 2 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 6 months ago
- Unofficial LoongArch Intrinsics Guide☆41Updated this week
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 2 years ago
- Microarchitecture diagrams of several CPUs☆18Updated this week
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- Tsinghua Advanced Networking Labs on FPGA☆37Updated 3 months ago
- Project magament for porting openEuler to RISC-V☆34Updated last year
- A Flexible Cache Architectural Simulator☆13Updated last month
- What if everything is a io_uring?☆16Updated 2 years ago
- Paging Debug tool for GDB using python☆13Updated 2 years ago
- RV32I by cats☆17Updated last year
- A naive verilog/systemverilog formatter☆20Updated 2 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆111Updated 2 months ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- Run Rocket Chip on VCU128☆29Updated 2 months ago
- Toy ELF dynlinker & interp☆10Updated 7 months ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Yet another toy CPU.☆86Updated last year
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆53Updated last year
- A router IP written in Verilog.☆13Updated 5 years ago