jiegec / kbLinks
My knowledge base
☆67Updated 2 weeks ago
Alternatives and similar repositories for kb
Users that are interested in kb are comparing it to the libraries listed below
Sorting:
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- CPU micro benchmarks☆62Updated 3 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆118Updated 11 months ago
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 11 months ago
- Yet another toy CPU.☆92Updated last year
- Microarchitecture diagrams of several CPUs☆43Updated 3 weeks ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆35Updated 3 years ago
- Documentation for Router Lab☆68Updated 2 weeks ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- nscscc2018☆26Updated 6 years ago
- A naive verilog/systemverilog formatter☆21Updated 6 months ago
- Run Rocket Chip on VCU128☆30Updated 10 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- Compile Optimization Guided Binary Translator (using llvm as infrastructure)☆52Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆37Updated 3 years ago
- CQU Dual Issue Machine☆37Updated last year
- RV32I by cats☆16Updated 2 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated 2 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated last month
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30Updated 5 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 7 months ago