jiegec/kb external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

jiegec/kb

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/jiegec/kb)

Close

jiegec / kbView on GitHubMore

• External links
• Readme badge

My knowledge base

☆80Updated this week

Alternatives and similar repositories for kb

Users that are interested in kb are comparing it to the libraries listed below

• jiegec / verilog-format

  View on GitHub
  A naive verilog/systemverilog formatter
  ☆21Mar 22, 2025Updated 11 months ago
• meow-chip / MeowV64

  View on GitHub
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Feb 17, 2022Updated 4 years ago
• jiegec / apple-pmu

  View on GitHub
  Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS
  ☆16Jan 8, 2026Updated last month
• thu-cs-lab / verilog-coding-standard

  View on GitHub
  Recommended coding standard of Verilog and SystemVerilog.
  ☆36Oct 21, 2021Updated 4 years ago
• thu-cs-lab / JieLabs-Web

  View on GitHub
  Backend & Frontend for JieLabs
  ☆22Mar 3, 2023Updated 2 years ago
• CircuitCoder / mill

  View on GitHub
  RV32I by cats
  ☆15Sep 4, 2023Updated 2 years ago
• jiegec / verilog-lang

  View on GitHub
  A hand-written recursive decent Verilog parser.
  ☆10Jan 30, 2026Updated last month
• jiegec / jtag-remote-server

  View on GitHub
  Remote JTAG server for remote debugging
  ☆43Dec 31, 2025Updated 2 months ago
• jiegec / chisel-memory-lower

  View on GitHub
  Lower chisel memories to SRAM macros
  ☆13Mar 25, 2024Updated last year
• dramforever / finlog

  View on GitHub
  Compiling finite generators to digital logic. WIP
  ☆13Aug 24, 2020Updated 5 years ago
• jiegec / cpu-micro-benchmarks

  View on GitHub
  CPU micro benchmarks
  ☆76Feb 11, 2026Updated 2 weeks ago
• jiegec / naiverouter

  View on GitHub
  A router IP written in Verilog.
  ☆12Dec 20, 2019Updated 6 years ago
• parsa-epfl / flexus

  View on GitHub
  Contains the code for the Flexus cycle-accurate simulator, used in QFlex.
  ☆14Updated this week
• efeslab / moesi-prime

  View on GitHub
  ☆15Dec 15, 2022Updated 3 years ago
• twd2 / CV

  View on GitHub
  My Curriculum Vitae and Resume
  ☆16Jul 14, 2024Updated last year
• vickiegpt / OS2019-Labs

  View on GitHub
  PA + Labs for Operating Systems 2019 course in NJU taught by JYY.
  ☆12Aug 6, 2019Updated 6 years ago
• meow-chip / MeowRouter

  View on GitHub
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆15Jan 21, 2023Updated 3 years ago
• CircuitCoder / MeowRust

  View on GitHub
  Relaxed Rust (for cats)
  ☆14Nov 20, 2019Updated 6 years ago
• jiegec / rocket-chip-vcu128

  View on GitHub
  Run Rocket Chip on VCU128
  ☆30Oct 21, 2025Updated 4 months ago
• GabbedT / ApogeoRV

  View on GitHub
  A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
  ☆20Apr 7, 2025Updated 10 months ago
• wshenyi / EECS-470-FinalProject

  View on GitHub
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆16Sep 27, 2022Updated 3 years ago
• twd2 / fpga-nat64

  View on GitHub
  A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.
  ☆30May 14, 2020Updated 5 years ago
• ljwljwljwljw / DiplomaticBackend

  View on GitHub
  ☆17Mar 17, 2022Updated 3 years ago
• efeslab / eecs582

  View on GitHub
  Course website for Advanced Operating Systems
  ☆13Apr 8, 2022Updated 3 years ago
• Seeker0472 / ysyx-linux

  View on GitHub
  给NEMU移植Linux Kernel!
  ☆22Jun 1, 2025Updated 9 months ago
• jiegec / cold

  View on GitHub
  The cold linker
  ☆72Dec 31, 2025Updated 2 months ago
• arch-simulator-sig / chisel-env

  View on GitHub
  Basic chisel difftest environment for RTL design (WIP
  ☆20Mar 8, 2025Updated 11 months ago
• jiegec / la-inst

  View on GitHub
  Examine and discover LoongArch instructions
  ☆22Jul 11, 2025Updated 7 months ago
• jiegec / Projects

  View on GitHub
  A summary of my projects
  ☆49Dec 29, 2025Updated 2 months ago
• miaochenlu / Gem5_tutorials

  View on GitHub
  ☆22Nov 3, 2025Updated 3 months ago
• peterhu / eBooks

  View on GitHub
  ☆29Jan 26, 2021Updated 5 years ago
• Tang-Haojin / YuQuan

  View on GitHub
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Nov 24, 2025Updated 3 months ago
• bu-icsg / PHMon

  View on GitHub
  This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).
  ☆27Aug 10, 2020Updated 5 years ago
• thu-cs-lab / Router-Lab

  View on GitHub
  Lab for Network Principles since 2019-2020 fall
  ☆175Sep 22, 2025Updated 5 months ago
• wjoeyzhewei / Alpha64_R10000_Superscalar_Processor

  View on GitHub
  Alpha64 R10000 Two-Way Superscalar Processor
  ☆11May 6, 2019Updated 6 years ago
• ys1998 / spsim

  View on GitHub
  Simulator for a superscalar processor with dynamic scheduling and branch prediction
  ☆15Nov 23, 2018Updated 7 years ago
• lizhirui / DreamCore

  View on GitHub
  ☆64Sep 23, 2022Updated 3 years ago
• niclashedam / ebpf-kill-example

  View on GitHub
  An example of an eBPF program hooking into the kill tracepoint
  ☆22May 26, 2023Updated 2 years ago
• jiegec / learn_tsinghua_app

  View on GitHub
  网络学堂 PC 端 App
  ☆21Feb 4, 2023Updated 3 years ago