jiegec / kbLinks
My knowledge base
☆63Updated this week
Alternatives and similar repositories for kb
Users that are interested in kb are comparing it to the libraries listed below
Sorting:
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- CPU micro benchmarks☆59Updated last month
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- Yet another toy CPU.☆91Updated last year
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 9 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- ☆23Updated 2 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 9 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料 存放☆38Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Microarchitecture diagrams of several CPUs☆37Updated 3 weeks ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Updated 3 years ago
- 面向可信执行环境的OS。☆12Updated 2 months ago
- Compile Optimization Guided Binary Translator (using llvm as infrastructure)☆50Updated 11 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆36Updated 3 years ago
- The source of my blog.☆39Updated last week
- A naive verilog/systemverilog formatter☆21Updated 4 months ago
- Run Rocket Chip on VCU128☆30Updated 8 months ago
- CQU Dual Issue Machine☆35Updated last year
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- nscscc2018☆26Updated 6 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 8 months ago
- National Student Computer System Capability Challenge☆8Updated 6 years ago
- PLCT工具箱☆32Updated 3 years ago
- RV32I by cats☆16Updated last year