My knowledge base
☆84Mar 20, 2026Updated this week
Alternatives and similar repositories for kb
Users that are interested in kb are comparing it to the libraries listed below
Sorting:
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- My Curriculum Vitae and Resume☆16Jul 14, 2024Updated last year
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- CPU micro benchmarks☆76Feb 11, 2026Updated last month
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Mar 6, 2026Updated 2 weeks ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- Remote JTAG server for remote debugging☆44Dec 31, 2025Updated 2 months ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Mar 15, 2026Updated last week
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Examine and discover LoongArch instructions☆22Jul 11, 2025Updated 8 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- Tsinghua Advanced Networking Labs on FPGA☆39Oct 24, 2024Updated last year
- A summary of my projects☆49Dec 29, 2025Updated 2 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated last month
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- 网络学堂 PC 端 App☆21Mar 12, 2026Updated last week
- The cold linker☆72Dec 31, 2025Updated 2 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Aug 10, 2020Updated 5 years ago
- ☆29Jan 26, 2021Updated 5 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Aug 6, 2019Updated 6 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 5 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- Collect some IC specs for learning.☆21Jun 25, 2024Updated last year
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Jun 29, 2020Updated 5 years ago
- Nebula: Deep Neural Network Benchmarks in C++☆13Jan 2, 2025Updated last year
- Documentation for TCP Lab☆12May 20, 2025Updated 10 months ago
- ☆14Dec 15, 2022Updated 3 years ago
- ☆18Jul 17, 2025Updated 8 months ago
- An example of an eBPF program hooking into the kill tracepoint☆22May 26, 2023Updated 2 years ago