Alternatives and similar repositories for CV

Users that are interested in CV are comparing it to the libraries listed below

• twd2 / roload
  My DAC '21 work open-sourced.
  ☆14Updated 4 years ago
• thu-cs-lab / tanlabs
  Tsinghua Advanced Networking Labs on FPGA
  ☆39Updated last year
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 3 years ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆52Updated 4 months ago
• Harry-Chen / TrivialTomasulo
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Updated 6 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆15Updated 3 years ago
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆50Updated 5 years ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆23Updated 11 months ago
• PKU-GeekGame / geekgame-0th
  ☆51Updated 4 years ago
• thu-cs-lab / jieplag
  Plagiarism detection tool in Rust (inspired by Stanford Moss)
  ☆54Updated 4 months ago
• jiegec / learn_tsinghua_app
  网络学堂 PC 端 App
  ☆21Updated 2 years ago
• skyzh / linux-kernel-labs
  Linux kernel labs
  ☆55Updated 4 years ago
• OSH-2018 / OSH-2018.github.io
  课程主页
  ☆23Updated 6 years ago
• monkey2000 / LPi4A-Case
  A 3d printed case design for Lichee Pi 4A
  ☆11Updated 2 years ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 4 years ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 3 years ago
• jiegec / Projects
  A summary of my projects
  ☆49Updated last month
• kobayashi-compiler / kobayashi-compiler
  An optimizing compiler targeting armv7 and risc-v32
  ☆63Updated last year
• decaf-lang / minidecaf
  The MiniDecaf compilers.
  ☆67Updated 5 years ago
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated 2 years ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• vijos / vijosos
  Vijos: Vijos Isn't Just an Operating System
  ☆10Updated 5 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• z4yx / ucore-thumips
  uCore MIPS32 porting
  ☆18Updated 6 years ago
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆12Updated 6 years ago
• trivialmips / linux-nontrivial-mips
  Linux porting to NonTrivialMIPS (based on linux-stable)
  ☆12Updated 6 years ago
• volltin / USTC-CAS-Redirect
  A simple html page to help your application use USTC CAS.
  ☆20Updated 7 years ago
• zzh1996 / ustccas-revproxy
  支持 USTC 统一身份认证系统鉴权的反向代理，让你的网站只有科大人可以访问
  ☆27Updated 4 years ago
• zavs / ercesiMIPS
  This repo has been put together to demonstrate a number of simple MIPS Processors written in Chisel.
  ☆18Updated 4 years ago