twd2 / CV
My Curriculum Vitae and Resume
☆14Updated 9 months ago
Alternatives and similar repositories for CV:
Users that are interested in CV are comparing it to the libraries listed below
- My DAC '21 work open-sourced.☆14Updated 4 years ago
- Project template for Artix-7 based Thinpad board☆46Updated last year
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 6 months ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 5 years ago
- The MiniDecaf test cases.☆17Updated last year
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆20Updated 2 months ago
- ☆23Updated last year
- Paging Debug tool for GDB using python☆13Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- A router IP written in Verilog.☆13Updated 5 years ago
- The MiniDecaf compilers.☆67Updated 4 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆116Updated 5 months ago
- MiniVM is a virtual machine for executing Eeyore/Tigger IR.☆35Updated 3 years ago
- An emulator to run mips executable and to differentially validate noop.☆7Updated 3 years ago
- An optimizing compiler in the Chinese Collegiate Student System Capability Challenge (Compiler Track) 2021☆61Updated 2 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- A summary of my projects☆49Updated last month
- 国科大编译作业三:Point to 分析☆18Updated 3 years ago
- 《计算机设计与实践》测试框架☆15Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- Linux kernel labs☆56Updated 3 years ago
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆138Updated 3 years ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆14Updated 3 months ago
- Microarchitecture diagrams of several CPUs☆32Updated last month