Alternatives and similar repositories for cpu-micro-benchmarks

Users that are interested in cpu-micro-benchmarks are comparing it to the libraries listed below

• JamesAslan / MicroArchBench
  ☆72Updated 7 months ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆36Updated last month
• CMU-SAFARI / Virtuoso
  Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…
  ☆65Updated 3 weeks ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• aakahlow / gem5Valid_Haswell
  ☆19Updated 5 years ago
• UT-LCA / Scalability-Phase-Simpoint-of-SPEC-CPU2017
  ☆32Updated 5 years ago
• miaochenlu / Gem5_tutorials
  ☆20Updated this week
• nus-comparch / looppoint
  Sampled simulation of multi-threaded applications using LoopPoint methodology
  ☆16Updated last year
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆37Updated 2 years ago
• darchr / gem5-skylake-config
  gem5 configuration for intel's skylake micro-architecture
  ☆48Updated 3 years ago
• cry-daniel / Computer-Architecture-Learning
  ☆61Updated 2 years ago
• hanhwi / SimPoint
  ☆13Updated 3 years ago
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆19Updated 2 weeks ago
• ucb-bar / virgo
  Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
  ☆29Updated 2 months ago
• plctlab / plct-gem5
  upstream: https://github.com/RALC88/gem5
  ☆31Updated 2 years ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆21Updated 3 months ago
• UoB-HPC / SimEng
  The University of Bristol HPC Simulation Engine
  ☆96Updated this week
• jiegec / kb
  My knowledge base
  ☆53Updated this week
• bsc-mem / Mess-simulator
  A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.
  ☆24Updated 3 weeks ago
• bsc-mem / Mess-benchmark
  A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…
  ☆34Updated 2 weeks ago
• OpenXiangShan / GEM5
  ☆86Updated this week
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆70Updated 4 years ago
• junjie1475 / MacOS_CoreBinder
  Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines
  ☆17Updated 6 months ago
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆37Updated 2 years ago
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆33Updated 7 years ago
• sarchlab / akita
  A flexible, high-performance, user-friendly computer architecture simulator engine
  ☆76Updated this week
• TeCSAR-UNCC / gem5-SALAM
  ☆91Updated last year
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆52Updated 5 years ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆62Updated 2 years ago