Muriukidavid / systemc-examples
A repository for SystemC Learning examples
☆67Updated 2 years ago
Alternatives and similar repositories for systemc-examples:
Users that are interested in systemc-examples are comparing it to the libraries listed below
- SystemC training aimed at TLM.☆27Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Learn systemC with examples☆109Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- ☆31Updated 5 years ago
- Brief SystemC getting started tutorial☆88Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆103Updated this week
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated last month
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- ☆41Updated 6 years ago
- ☆53Updated 4 years ago
- ☆71Updated 10 years ago
- round robin arbiter☆70Updated 10 years ago
- Connecting SystemC with SystemVerilog☆38Updated 12 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆29Updated 4 years ago
- ☆25Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆93Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆123Updated 7 years ago
- Example code for Modern SystemC using Modern C++☆61Updated 2 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆92Updated last year