CJH8668 / risc_cpuLinks
☆17Updated 4 years ago
Alternatives and similar repositories for risc_cpu
Users that are interested in risc_cpu are comparing it to the libraries listed below
Sorting:
- FFT implement by verilog_测试验证已通过☆61Updated 9 years ago
- AXI总线连接器☆105Updated 5 years ago
- ☆153Updated 2 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- ☆74Updated 10 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆72Updated last year
- AXI DMA 32 / 64 bits☆124Updated 11 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆234Updated last year
- Radix-4 1024 point fft in verilog☆13Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆238Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆136Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆109Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆160Updated 6 years ago
- this repository is vim cfg for verilog.☆54Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆417Updated 4 months ago
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- Verilog module for calculation of FFT.☆192Updated 13 years ago
- IC Verification & SV Demo☆57Updated 4 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- FPGA☆129Updated 5 years ago
- This is the main repository for all the examples for the book Practical UVM☆216Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Updated 5 years ago
- AMBA bus lecture material☆508Updated 6 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆224Updated 2 years ago
- Some useful documents of Synopsys☆96Updated 4 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆35Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆181Updated last year
- 数字IC设计 学习笔记☆159Updated 4 years ago