parsa-epfl / HBFPEmulator
ColTraIn HBFP Training Emulator
☆16Updated 2 years ago
Alternatives and similar repositories for HBFPEmulator:
Users that are interested in HBFPEmulator are comparing it to the libraries listed below
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆36Updated 2 weeks ago
- ☆14Updated 3 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- ☆21Updated 2 months ago
- ☆13Updated last year
- Fibertree emulator☆12Updated 5 months ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 6 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 4 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆25Updated 5 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆13Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- ☆33Updated 3 years ago
- This is the implementation for paper: AdaTune: Adaptive Tensor Program CompilationMade Efficient (NeurIPS 2020).☆13Updated 3 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated last month
- ☆12Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Benchmark for matrix multiplications between dense and block sparse (BSR) matrix in TVM, blocksparse (Gray et al.) and cuSparse.☆24Updated 4 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- ☆12Updated 3 years ago