Alternatives and similar repositories for HBFPEmulator

Users that are interested in HBFPEmulator are comparing it to the libraries listed below

• gopala-kr / DL-on-Silicon
  research, experimentation and implementation of hardware-agnostic accelerated DL framework
  ☆36Updated 3 weeks ago
• he-actlab / polymath
  ☆21Updated 4 months ago
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆46Updated 4 months ago
• andrewbartolo / accel-sim
  Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing
  ☆7Updated 6 years ago
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• gpgpu-sim / cutlass-gpgpu-sim
  ☆26Updated 5 years ago
• maeri-project / MAERI_bsv
  MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)
  ☆65Updated 3 years ago
• maestro-project / gamma-timeloop
  ☆15Updated last year
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 3 years ago
• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆21Updated 5 years ago
• CMU-SAFARI / SMASH
  SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…
  ☆16Updated 5 years ago
• jinhachung / tptpu-sim
  A Toy-Purpose TPU Simulator
  ☆19Updated last year
• corelab-src / occamy
  ☆12Updated last year
• Fibertree-Project / fibertree
  Fibertree emulator
  ☆12Updated 7 months ago
• PrincetonUniversity / accelerator-wall
  Repository for the tools and non-commercial data used for the "Accelerator wall" paper.
  ☆50Updated 6 years ago
• template-hls / template-hls-float
  ☆29Updated 6 years ago
• maestro-project / confuciux
  ☆33Updated 3 years ago
• dovedevic / blimp
  A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.
  ☆18Updated 3 years ago
• UCLA-VAST / soda-compiler
  Stencil with Optimized Dataflow Architecture Compiler
  ☆17Updated 5 years ago
• union-codesign / union
  ☆14Updated 3 years ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆23Updated 6 months ago
• maestro-project / frame
  FRAME: Fast Roofline Analytical Modeling and Estimation
  ☆37Updated last year
• cornell-zhang / uptune
  A Generic Distributed Auto-Tuning Infrastructure
  ☆22Updated 3 years ago
• Accelergy-Project / processing-in-memory-design
  ☆25Updated last year
• sfu-arch / SpGEMM
  ☆35Updated 4 years ago
• minhhn2910 / QPyTorch
  Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond
  ☆14Updated 3 weeks ago
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆28Updated last year
• OCT-FPGA / OCT-Tutorials
  ☆30Updated 3 weeks ago
• tud-ccc / Cinnamon
  ☆30Updated 2 weeks ago
• OSU-STARLAB / GPGPU-Ramulator-Simulator
  Replace original DRAM model in GPGPU-sim with Ramulator DRAM model
  ☆18Updated 6 years ago