parsa-epfl / HBFPEmulator
ColTraIn HBFP Training Emulator
☆16Updated last year
Related projects ⓘ
Alternatives and complementary repositories for HBFPEmulator
- ☆12Updated last year
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆33Updated last week
- ☆19Updated last year
- EQueue Dialect☆39Updated 2 years ago
- Chameleon: Adaptive Code Optimization for Expedited Deep Neural Network Compilation☆26Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆22Updated this week
- ☆11Updated 11 months ago
- ☆22Updated 5 years ago
- ☆27Updated 5 years ago
- Fibertree emulator☆11Updated this week
- FRAME: Fast Roofline Analytical Modeling and Estimation☆31Updated last year
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- A Deep Learning Framework for the Posit Number System☆23Updated 3 months ago
- ☆15Updated 3 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆13Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- Benchmark for matrix multiplications between dense and block sparse (BSR) matrix in TVM, blocksparse (Gray et al.) and cuSparse.☆24Updated 4 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- agile hardware-software co-design☆44Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- ☆33Updated 3 years ago
- ☆13Updated 4 years ago
- This is the implementation for paper: AdaTune: Adaptive Tensor Program CompilationMade Efficient (NeurIPS 2020).☆13Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆17Updated 4 years ago
- ☆25Updated 3 years ago
- ☆17Updated 3 years ago