parsa-epfl / HBFPEmulatorLinks
ColTraIn HBFP Training Emulator
☆16Updated 2 years ago
Alternatives and similar repositories for HBFPEmulator
Users that are interested in HBFPEmulator are comparing it to the libraries listed below
Sorting:
- ☆12Updated 2 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆14Updated last month
- Chameleon: Adaptive Code Optimization for Expedited Deep Neural Network Compilation☆27Updated 5 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆36Updated 2 weeks ago
- Modified version of PyTorch able to work with changes to GPGPU-Sim☆54Updated 2 years ago
- ☆21Updated 4 months ago
- ☆26Updated 5 years ago
- EQueue Dialect☆40Updated 3 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- CUDA templates for tile-sparse matrix multiplication based on CUTLASS.☆51Updated 7 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆14Updated 6 months ago
- GEMM and Winograd based convolutions using CUTLASS☆26Updated 5 years ago
- Benchmark for matrix multiplications between dense and block sparse (BSR) matrix in TVM, blocksparse (Gray et al.) and cuSparse.☆24Updated 4 years ago
- ☆20Updated 5 months ago
- A Deep Learning Framework for the Posit Number System☆29Updated 11 months ago
- ☆14Updated 3 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- This is the implementation for paper: AdaTune: Adaptive Tensor Program CompilationMade Efficient (NeurIPS 2020).☆14Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 7 months ago
- Code for paper "Design Principles for Sparse Matrix Multiplication on the GPU" accepted to Euro-Par 2018☆72Updated 4 years ago
- ☆27Updated 5 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆76Updated 3 years ago