parsa-epfl / HBFPEmulatorLinks
ColTraIn HBFP Training Emulator
☆16Updated 2 years ago
Alternatives and similar repositories for HBFPEmulator
Users that are interested in HBFPEmulator are comparing it to the libraries listed below
Sorting:
- Modified version of PyTorch able to work with changes to GPGPU-Sim☆56Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- ☆22Updated 8 months ago
- ☆12Updated 2 years ago
- ☆14Updated 4 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆68Updated 2 years ago
- EQueue Dialect☆39Updated 3 years ago
- ☆27Updated 5 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…☆26Updated 11 months ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆77Updated 3 years ago
- Benchmark for matrix multiplications between dense and block sparse (BSR) matrix in TVM, blocksparse (Gray et al.) and cuSparse.☆23Updated 5 years ago
- ☆30Updated 6 years ago
- Chameleon: Adaptive Code Optimization for Expedited Deep Neural Network Compilation☆27Updated 5 years ago
- A repository containing homework labs for CSE548☆40Updated 8 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆15Updated 4 months ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- ☆32Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆37Updated last month
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆14Updated 9 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- ☆27Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- This is the implementation for paper: AdaTune: Adaptive Tensor Program CompilationMade Efficient (NeurIPS 2020).☆14Updated 4 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated 2 years ago