parsa-epfl / HBFPEmulatorLinks
ColTraIn HBFP Training Emulator
☆16Updated 2 years ago
Alternatives and similar repositories for HBFPEmulator
Users that are interested in HBFPEmulator are comparing it to the libraries listed below
Sorting:
- ☆22Updated 11 months ago
- ☆30Updated 6 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- EQueue Dialect☆41Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- ☆13Updated 2 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 8 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- ☆27Updated 6 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- ☆25Updated last year
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆77Updated 3 years ago
- GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…☆27Updated last year
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- Modified version of PyTorch able to work with changes to GPGPU-Sim☆57Updated 3 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69Updated 2 years ago
- ☆27Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Benchmark for matrix multiplications between dense and block sparse (BSR) matrix in TVM, blocksparse (Gray et al.) and cuSparse.☆23Updated 5 years ago
- A repository containing homework labs for CSE548☆42Updated 8 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆40Updated 5 months ago
- ☆32Updated 4 years ago
- This is the implementation for paper: AdaTune: Adaptive Tensor Program CompilationMade Efficient (NeurIPS 2020).☆14Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- Xilinx Modifications to Halide☆14Updated 4 years ago
- ☆60Updated 2 years ago