google / HyperProtoBench
☆17Updated 2 years ago
Alternatives and similar repositories for HyperProtoBench:
Users that are interested in HyperProtoBench are comparing it to the libraries listed below
- ☆32Updated 5 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆16Updated 4 years ago
- ☆91Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ☆29Updated 6 months ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆38Updated last month
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- The OpenPiton Platform☆28Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- ☆19Updated 4 years ago
- ☆23Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ☆57Updated last year
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆76Updated 11 months ago
- ☆25Updated last year
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 7 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- MESIF cache coherency protocol for the GEM5 simulator☆14Updated 8 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated last week
- Lab assignments for the Agile Hardware Design course☆14Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Gem5 with PCI Express integrated.☆17Updated 6 years ago
- ☆26Updated 7 years ago