google / HyperProtoBench
☆17Updated 2 years ago
Alternatives and similar repositories for HyperProtoBench:
Users that are interested in HyperProtoBench are comparing it to the libraries listed below
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- The OpenPiton Platform☆28Updated last year
- SST Architectural Simulation Components and Libraries☆93Updated this week
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 4 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- gem5 Tips & Tricks☆67Updated 5 years ago
- ☆91Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- ☆57Updated last year
- ☆16Updated 4 years ago
- ☆32Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆28Updated 4 months ago
- Spector: An OpenCL FPGA Benchmark Suite☆44Updated 6 years ago
- CGRA Compilation Framework☆83Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆86Updated 4 months ago
- ☆23Updated 3 years ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆138Updated this week
- ☆23Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆50Updated 5 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆32Updated this week
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆86Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆90Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆118Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago