Reusable steps and workflows for GitHub Actions
☆33Updated this week
Alternatives and similar repositories for Actions
Users that are interested in Actions are comparing it to the libraries listed below
Sorting:
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated last month
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- A linux'ish build system for System on Chip designs, based on GHDL☆12Dec 14, 2024Updated last year
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- ☆21Aug 7, 2023Updated 2 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 9 months ago
- ☆25Apr 4, 2025Updated 10 months ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Updated this week
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- OSVVM Documentation☆36Updated this week
- ☆37Sep 19, 2024Updated last year
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 3 weeks ago
- LatticeMico32 soft processor☆106Oct 10, 2014Updated 11 years ago
- MATLAB code for simulating the extraction of espresso style coffee☆10Jan 15, 2019Updated 7 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- ☆14May 24, 2025Updated 9 months ago