Digital Signal Processing and Well-Known Modulations on HDL
☆41May 22, 2025Updated 10 months ago
Alternatives and similar repositories for DSPHDL
Users that are interested in DSPHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 6 months ago
- ESnet general-purpose FPGA design library.☆14Apr 2, 2026Updated last week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Blackwire overview, status, roadmap and top-level documentation.☆17Aug 21, 2023Updated 2 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆36Sep 18, 2023Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆453Apr 3, 2026Updated last week
- A linux'ish build system for System on Chip designs, based on GHDL☆12Dec 14, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆70Apr 14, 2024Updated last year
- rtty decoder for SDR uno☆12Mar 12, 2022Updated 4 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- A curated list of awesome resources for HDL design and verification☆170Apr 3, 2026Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆201Updated this week
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- ☆24Oct 20, 2023Updated 2 years ago
- ☆15Sep 13, 2024Updated last year
- Ada-language framework☆50Apr 4, 2026Updated last week
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- LLM-Aided FPGA Design for Signal Processing Applications☆34Jun 4, 2025Updated 10 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Open Logic FPGA Standard Library☆908Updated this week
- Package manager and build system for VHDL, Verilog, and SystemVerilog☆64Mar 29, 2026Updated last week
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆34May 28, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Template application with OTA capability for https://github.com/espressif/esp-idf☆12Sep 7, 2017Updated 8 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Reed Solomon Decoder (204,188)☆13Jul 17, 2014Updated 11 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 10 months ago
- VHDL related news.☆27Updated this week
- ☆12Feb 2, 2026Updated 2 months ago
- C64 core☆14Feb 14, 2026Updated last month