Digital Signal Processing and Well-Known Modulations on HDL
☆40May 22, 2025Updated last year
Alternatives and similar repositories for DSPHDL
Users that are interested in DSPHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- ESnet general-purpose FPGA design library.☆14Jun 24, 2026Updated 3 weeks ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A linux'ish build system for System on Chip designs, based on GHDL☆14Dec 14, 2024Updated last year
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- ☆14Aug 14, 2023Updated 2 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- SimDSP - DSP Simulator☆11Jun 19, 2026Updated last month
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆37Sep 18, 2023Updated 2 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆55Apr 11, 2026Updated 3 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- A huge VHDL library for FPGA and digital ASIC development☆474Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- Blackwire overview, status, roadmap and top-level documentation.☆17Aug 21, 2023Updated 2 years ago
- Custom Hardware and Firmware Files for the 7020_AD936X_SDR☆20May 24, 2026Updated last month
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆72Apr 14, 2024Updated 2 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Display CO2 Level with Illustration on M5Stack☆13Jan 26, 2020Updated 6 years ago
- rtty decoder for SDR uno☆11Mar 12, 2022Updated 4 years ago
- GNU toolchain for Infineon XMC Microcontroller software development☆16Nov 2, 2020Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- A curated list of awesome resources for HDL design and verification☆174Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆217Jul 6, 2026Updated 2 weeks ago
- ☆24Oct 20, 2023Updated 2 years ago
- CVA6 softcore contest☆23Jul 8, 2026Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆453Apr 22, 2026Updated 2 months ago
- ☆15Sep 13, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 5 months ago
- courses to learn VHDL☆17Mar 14, 2022Updated 4 years ago
- Ada-language framework☆52Jul 6, 2026Updated 2 weeks ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Open Logic FPGA Standard Library☆985Jul 8, 2026Updated last week
- Template application with OTA capability for https://github.com/espressif/esp-idf☆12Sep 7, 2017Updated 8 years ago