Digital Signal Processing and Well-Known Modulations on HDL
☆41May 22, 2025Updated 9 months ago
Alternatives and similar repositories for DSPHDL
Users that are interested in DSPHDL are comparing it to the libraries listed below
Sorting:
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆11Apr 12, 2021Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- ☆13Aug 14, 2023Updated 2 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated 11 months ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- ESnet general-purpose FPGA design library.☆14Feb 18, 2026Updated last week
- A linux'ish build system for System on Chip designs, based on GHDL☆12Dec 14, 2024Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆68Apr 14, 2024Updated last year
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆36Sep 18, 2023Updated 2 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 9 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- LLM-Aided FPGA Design for Signal Processing Applications☆33Jun 4, 2025Updated 8 months ago
- Ada-language framework☆49Updated this week
- Package manager and build system for VHDL, Verilog, and SystemVerilog☆60Feb 23, 2026Updated last week
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆422Feb 14, 2026Updated 2 weeks ago
- ☆24May 3, 2020Updated 5 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆197Feb 3, 2026Updated 3 weeks ago
- A curated list of awesome resources for HDL design and verification☆169Updated this week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- VHDL related news.☆27Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Open Logic FPGA Standard Library☆880Updated this week
- USB DFU bootloader gateware / firmware for FPGAs☆70Jan 30, 2026Updated last month
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Sep 1, 2022Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 21, 2025Updated 7 months ago
- ☆30Dec 22, 2020Updated 5 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆54Jun 6, 2025Updated 8 months ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Reusable steps and workflows for GitHub Actions☆33Updated this week