efard / DSPHDLLinks
Digital Signal Processing and Well-Known Modulations on HDL
☆41Updated last week
Alternatives and similar repositories for DSPHDL
Users that are interested in DSPHDL are comparing it to the libraries listed below
Sorting:
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- ☆32Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆35Updated last year
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆28Updated 4 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆67Updated 8 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆24Updated 3 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- Playing around with Formal Verification of Verilog and VHDL☆58Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 4 years ago
- SAR ADC on tiny tapeout☆39Updated 4 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated 3 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆54Updated this week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆30Updated 4 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 4 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- FPGA and Digital ASIC Build System☆74Updated 2 weeks ago
- ☆41Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆168Updated last week
- IP Core Library - Published and maintained by the Open Source VHDL Group☆12Updated last month