Digital Signal Processing and Well-Known Modulations on HDL
☆40May 22, 2025Updated last year
Alternatives and similar repositories for DSPHDL
Users that are interested in DSPHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆43Feb 20, 2021Updated 5 years ago
- TinyBasic interpreted by custom microcoded CPU☆13Oct 26, 2026Updated last week
- ESnet general-purpose FPGA design library.☆14Updated this week
- An abstract model of EDA tool projects.☆14Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 4 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 2 months ago
- ☆15Aug 14, 2023Updated 3 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Migrated to Codeberg☆18Mar 20, 2022Updated 4 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆55Apr 11, 2026Updated 6 months ago
- Moved to https://github.com/boschsensortec/single-axis-accelerometer-model and https://github.com/boschsensortec/three-axis-accelerometer…☆10Apr 22, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A linux'ish build system for System on Chip designs, based on GHDL☆14Dec 14, 2024Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 5 months ago
- A Sphinx domain providing VHDL language support.☆21Updated this week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- rtty decoder for SDR uno☆11Mar 12, 2022Updated 4 years ago
- A curated list of awesome resources for HDL design and verification☆180Updated this week
- Blackwire overview, status, roadmap and top-level documentation.☆17Aug 21, 2023Updated 3 years ago
- A huge VHDL library for FPGA and digital ASIC development☆481Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- ZFP Hardware Implementation☆13Dec 1, 2022Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆75Apr 14, 2024Updated 2 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- A high throughput FFT implementation☆21Jan 17, 2022Updated 4 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆221Updated this week
- Custom Hardware and Firmware Files for the 7020_AD936X_SDR☆32May 24, 2026Updated 5 months ago
- ☆23Oct 20, 2023Updated 3 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- courses to learn VHDL☆16Mar 14, 2022Updated 4 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆90Sep 30, 2026Updated last month
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Nov 19, 2023Updated 2 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆467Updated this week