Digital Signal Processing and Well-Known Modulations on HDL
☆41May 22, 2025Updated 9 months ago
Alternatives and similar repositories for DSPHDL
Users that are interested in DSPHDL are comparing it to the libraries listed below
Sorting:
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 6 months ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- ☆13Aug 14, 2023Updated 2 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆36Sep 18, 2023Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆450Mar 13, 2026Updated last week
- A linux'ish build system for System on Chip designs, based on GHDL☆12Dec 14, 2024Updated last year
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆69Apr 14, 2024Updated last year
- rtty decoder for SDR uno☆12Mar 12, 2022Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- A curated list of awesome resources for HDL design and verification☆170Updated this week
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- ☆24Oct 20, 2023Updated 2 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆423Mar 9, 2026Updated last week
- ☆15Sep 13, 2024Updated last year
- LLM-Aided FPGA Design for Signal Processing Applications☆33Jun 4, 2025Updated 9 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Open Logic FPGA Standard Library☆899Mar 10, 2026Updated last week
- Package manager and build system for VHDL, Verilog, and SystemVerilog☆63Mar 9, 2026Updated last week
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Reed Solomon Decoder (204,188)☆13Jul 17, 2014Updated 11 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- VHDL related news.☆27Updated this week
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆56Jun 6, 2025Updated 9 months ago
- ☆21Mar 30, 2023Updated 2 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated last month
- C64 core☆14Feb 14, 2026Updated last month
- ☆21Apr 28, 2025Updated 10 months ago
- *NOT* the original! This is my branch of OpenCV.☆10Jan 7, 2011Updated 15 years ago