Digital Signal Processing and Well-Known Modulations on HDL
☆40May 22, 2025Updated last year
Alternatives and similar repositories for DSPHDL
Users that are interested in DSPHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 3 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- A linux'ish build system for System on Chip designs, based on GHDL☆14Dec 14, 2024Updated last year
- ☆15Aug 14, 2023Updated 3 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆38Sep 18, 2023Updated 3 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆55Apr 11, 2026Updated 6 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A huge VHDL library for FPGA and digital ASIC development☆477Updated this week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated 2 weeks ago
- Blackwire overview, status, roadmap and top-level documentation.☆17Aug 21, 2023Updated 3 years ago
- Custom Hardware and Firmware Files for the 7020_AD936X_SDR☆32May 24, 2026Updated 4 months ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 4 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆75Apr 14, 2024Updated 2 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- rtty decoder for SDR uno☆11Mar 12, 2022Updated 4 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A curated list of awesome resources for HDL design and verification☆179Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Sep 24, 2026Updated 2 weeks ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- CVA6 softcore contest☆24Jul 8, 2026Updated 3 months ago
- ☆15Sep 13, 2024Updated 2 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆466Apr 22, 2026Updated 5 months ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 7 months ago
- courses to learn VHDL☆16Mar 14, 2022Updated 4 years ago
- Ada-language framework☆53Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- *NOT* the original! This is my branch of OpenCV.☆10Jan 7, 2011Updated 15 years ago
- Template application with OTA capability for https://github.com/espressif/esp-idf☆12Sep 7, 2017Updated 9 years ago
- ☆12Sep 30, 2018Updated 8 years ago