jevinskie / liteluna
LiteX LUNA USB stack integration
☆14Updated 2 years ago
Alternatives and similar repositories for liteluna:
Users that are interested in liteluna are comparing it to the libraries listed below
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- ☆15Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- Small footprint and configurable SPI core☆41Updated last month
- An FPGA reverse engineering and documentation project☆36Updated last week
- Simplified environment for litex☆14Updated 4 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆32Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 7 months ago
- ☆22Updated 2 years ago
- Waveform Generator☆11Updated 2 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- Müsli USB Pmod-compatible module☆11Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- LiteX project for the ButterStick bootloader☆13Updated last year
- Experiments with Yosys cxxrtl backend☆47Updated last month
- VS Code based debugger for hardware designs in Amaranth or Verilog☆35Updated 2 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- ☆24Updated 4 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Project Trellis database☆13Updated last year
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last month