jevinskie / liteluna
LiteX LUNA USB stack integration
☆14Updated 2 years ago
Alternatives and similar repositories for liteluna:
Users that are interested in liteluna are comparing it to the libraries listed below
- ☆15Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- LiteX project for the ButterStick bootloader☆13Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- An FPGA reverse engineering and documentation project☆41Updated this week
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- ☆24Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 8 months ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- ☆22Updated 3 years ago
- CRUVI Standard Specifications☆18Updated 10 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- LiteX based FPGA gateware for Thunderscope.☆25Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Open source Logic Analyzer based on LiteX SoC☆25Updated 3 months ago
- The open-source Zynq 7000 BSP generator for openXC7☆24Updated 2 months ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- verilog core for ws2812 leds☆32Updated 3 years ago
- Small footprint and configurable SPI core☆41Updated 2 months ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Updated 8 months ago
- Waveform Generator☆11Updated 2 years ago