jevinskie / liteluna
LiteX LUNA USB stack integration
☆14Updated 2 years ago
Alternatives and similar repositories for liteluna:
Users that are interested in liteluna are comparing it to the libraries listed below
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- An FPGA reverse engineering and documentation project☆43Updated this week
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 4 months ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 2 weeks ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- ☆15Updated 3 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- ☆22Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- ☆24Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 9 months ago
- ☆63Updated 4 years ago
- CRUVI Standard Specifications☆19Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 6 months ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Müsli USB Pmod-compatible module☆11Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Small footprint and configurable SPI core☆41Updated 2 weeks ago
- Some materials and sample source for RV32 OS projects.☆22Updated 2 years ago
- LiteX project for the ButterStick bootloader☆13Updated 2 years ago
- SD device emulator from ProjectVault☆16Updated 5 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year