pepijndevos / rust-litex-halLinks
A Rust embedded HAL crate for LiteX cores
☆31Updated this week
Alternatives and similar repositories for rust-litex-hal
Users that are interested in rust-litex-hal are comparing it to the libraries listed below
Sorting:
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆14Updated 5 months ago
- The open-source Zynq 7000 BSP generator for openXC7☆48Updated 10 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- Some assorted examples of nmigen designs☆19Updated 2 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Register access layer in Rust for all STM32 microcontrollers☆34Updated 3 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆69Updated 2 years ago
- iCE40 FPGA, SPI flash, and CMSIS-DAP SWD programmer☆70Updated 4 years ago
- End-to-end synthesis and P&R toolchain☆92Updated 2 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Rust on the Zynq UltraScale+ MPSoC☆42Updated 6 years ago
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- ☆21Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated last year
- Board definitions for Amaranth HDL☆121Updated 3 months ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 6 months ago
- Nitro USB FPGA core☆85Updated last year
- Yet Another Debug Transport☆22Updated last week
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- An FPGA reverse engineering and documentation project☆59Updated last month