pepijndevos / rust-litex-hal
A Rust embedded HAL crate for LiteX cores
☆29Updated 3 weeks ago
Alternatives and similar repositories for rust-litex-hal:
Users that are interested in rust-litex-hal are comparing it to the libraries listed below
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆13Updated 5 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆63Updated last year
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated last year
- LiteX project for the ButterStick bootloader☆13Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- Rust on the Zynq UltraScale+ MPSoC☆39Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- System on Chip toolkit for Amaranth HDL☆88Updated 6 months ago
- Graded exercises for nMigen (WIP)☆56Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- Experimental flows using nextpnr for Xilinx devices☆42Updated this week
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 5 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Board definitions for Amaranth HDL☆112Updated 3 weeks ago
- usb-device implementation for Synopsys USB OTG IP cores☆45Updated last year
- PMOD boards for ULX3S☆43Updated last year
- End-to-end synthesis and P&R toolchain☆81Updated 3 weeks ago
- Yet Another Debug Transport☆21Updated 3 years ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- ☆41Updated 4 years ago
- ☆68Updated 8 months ago
- Ultimate ECP5 development board☆105Updated 5 years ago
- ☆30Updated 2 years ago
- Nitro USB FPGA core☆84Updated last year
- Register access layer in Rust for all STM32 microcontrollers☆34Updated 2 years ago
- An FPGA reverse engineering and documentation project☆43Updated 2 weeks ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆32Updated 3 weeks ago