pepijndevos / rust-litex-hal
A Rust embedded HAL crate for LiteX cores
☆26Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for rust-litex-hal
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆13Updated 4 years ago
- LiteX project for the ButterStick bootloader☆12Updated last year
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆59Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆83Updated last month
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆83Updated 2 weeks ago
- Register access layer in Rust for all STM32 microcontrollers☆34Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆32Updated last week
- Rust on the Zynq UltraScale+ MPSoC☆36Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆143Updated 10 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆39Updated 6 months ago
- Board definitions for Amaranth HDL☆108Updated last month
- Some assorted examples of nmigen designs☆18Updated last year
- Graded exercises for nMigen (WIP)☆55Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Ultimate ECP5 development board☆102Updated 5 years ago
- ☆35Updated last year
- assorted library of utility cores for amaranth HDL☆81Updated 2 months ago
- PMOD boards for ULX3S☆40Updated last year
- Example litex Risc-V SOC and some example code projects in multiple languages.☆66Updated last year
- I want to learn [n]Migen.☆39Updated 4 years ago
- Read and write VCD (Value Change Dump) files in Rust☆41Updated 8 months ago
- Yet Another Debug Transport☆20Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆47Updated this week
- Experimental flows using nextpnr for Xilinx devices☆39Updated this week
- The Critical Path - a rambly FPGA blog☆49Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago