pepijndevos / rust-litex-halLinks
A Rust embedded HAL crate for LiteX cores
☆30Updated 2 months ago
Alternatives and similar repositories for rust-litex-hal
Users that are interested in rust-litex-hal are comparing it to the libraries listed below
Sorting:
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆13Updated this week
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆64Updated last year
- Some assorted examples of nmigen designs☆19Updated last year
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- assorted library of utility cores for amaranth HDL☆92Updated 8 months ago
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆42Updated last week
- ☆30Updated 2 years ago
- Rust on the Zynq UltraScale+ MPSoC☆41Updated 6 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 6 months ago
- PMOD boards for ULX3S☆43Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- usb-device implementation for Synopsys USB OTG IP cores☆46Updated last year
- Register access layer in Rust for all STM32 microcontrollers☆34Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆48Updated this week
- I want to learn [n]Migen.☆41Updated 5 years ago
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆21Updated 3 years ago
- Yet Another Debug Transport☆22Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 6 months ago