pepijndevos / rust-litex-halLinks
A Rust embedded HAL crate for LiteX cores
☆31Updated last week
Alternatives and similar repositories for rust-litex-hal
Users that are interested in rust-litex-hal are comparing it to the libraries listed below
Sorting:
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated last week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆99Updated last year
- End-to-end synthesis and P&R toolchain☆93Updated last month
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆72Updated 2 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆14Updated 7 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Some assorted examples of nmigen designs☆19Updated 2 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆49Updated 11 months ago
- Documenting Lattice's 28nm FPGA parts☆147Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 7 months ago
- ☆21Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Rust on the Zynq UltraScale+ MPSoC☆42Updated 6 years ago
- Register access layer in Rust for all STM32 microcontrollers☆34Updated 3 years ago
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆21Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆54Updated last month
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- Graded exercises for nMigen (WIP)☆55Updated 5 years ago
- PicoRV☆43Updated 5 years ago
- The Critical Path - a rambly FPGA blog☆51Updated 5 years ago