pepijndevos / rust-litex-hal
A Rust embedded HAL crate for LiteX cores
☆29Updated last month
Alternatives and similar repositories for rust-litex-hal
Users that are interested in rust-litex-hal are comparing it to the libraries listed below
Sorting:
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆13Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆63Updated last year
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆33Updated 3 months ago
- assorted library of utility cores for amaranth HDL☆88Updated 8 months ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- PMOD boards for ULX3S☆43Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- I want to learn [n]Migen.☆41Updated 5 years ago
- Rust on the Zynq UltraScale+ MPSoC☆41Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆45Updated 2 weeks ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 6 months ago
- Nix flake for openXC7☆37Updated last month
- An FPGA reverse engineering and documentation project☆44Updated this week
- LiteX project for the ButterStick bootloader☆13Updated 2 years ago
- ☆22Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆89Updated 7 months ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated 2 months ago
- Yet Another Debug Transport☆21Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 7 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆41Updated this week
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 5 months ago
- ☆41Updated 2 years ago
- Nitro USB FPGA core☆84Updated last year
- PicoRV☆44Updated 5 years ago